# DIGITAL OSCILLOSCOPE 9400/9400A

SEBVICE MANUAL

### 8400/8400V DICILY OSCITTOSCOBES

### **SEKAICE WYMNYT**

North American Headquarters:

LeCKOY Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY 10977-6499 U.S.A. Tel: (914) 578-6097

European Headquarters:

LeCROY S.A. P.O. Box 341 2, rue du Pré-de-la-Fontaine 1217 Meyrin 1 / Geneva Switzerland Tel: (41-22) 719.21.11 0661 IsuguA

	(1000 1000 11110	 . 11012(12(12)000010)		0
*\\\				
		·		
			Y's	
*				

#### INLEODUCTION

The present Service Manual applies to both the 9400 and the 9400A DSOs. Both models are called 9400 when the information applies equally to both oscilloscopes. Where the two models have distinct features, the model number 9400 or 9400A is explicitly stated.

The chief purpose of this manual is to provide information for technicians, mainly authorized LeCroy repair office personnel, who are responsible for repairs and modifications to the LeCroy 9400/9400A

To this end, the descriptions provided are intended to be of sufficient depth to enable faults to be diagnosed to the level of the relevant board, so that the customer can be quickly supported by exchange of boards. In many cases the fault may be corrected at the local LeCroy office, but there are several areas of the circuitry where replacement of a part would need to be followed by calibration which could be done only with specialized equipment available at the main LeCroy establishments. Calibration procedures are given in this manual only establishments.

for those areas which could be serviced locally.

A DSO repair intervention at board exchange level can only be done by qualified technicians who have followed the basic 9400/9400A service training. LeCroy also offers these courses to customers. In addition, there is a very comprehensive 9400 Adjustment and Calibration Software compatible computer. This software package is also available to customers, as well as all the hardware making up the 9400 Automated Calibration System (order code CS-S) which is used in all LeCroy service offices to ensure full performance of the instrument. This service offices to ensure full performance of the instrument. This system provides Calibration Certificates traceable to NBS. LeCroy also offers training classes on DSO calibration.

This manual could be improved by the inclusion of useful information resulting from detection and correction of faults in 9400/9400A DSOs at any LeCroy office. Each time a DSO is opened, an official LeCroy repair report should be sent to LeCroy S.A., attention Customer Service. The information is entered into a centrally maintained DSO data base for failure analysis and engineering feedback.

Before undertaking any work on the 9400 DSO you should read the next sections - WARNINGS and VALID RANGE of FIELD MAINTENANCE.

Please read all of this section and the next section, (Valid Range of Field Maintenance), before attempting any work on the 9400.

The LeCroy 9400 oscilloscope uses a cathode ray tube which operates with a stabilized high voltage supply, capable of delivering a very unpleasant electric shock, the reaction to which could be damaging to the recipient, or to anything struck by his involuntary movements. Although no danger should result from the handling of this equipment by an experienced person taking the normal precautions, LeCroy recommends that inexperienced personnel avoid working inside this equipment.

Care is necessary when working inside equipment which contains a CRT, because of the relative weakness of the stem.

The line power switch is at the lower right corner of the front panel, and in some DSOs, when the bottom cover is off, the live wire is exposed.

The 9400 contains numerous preset controls which are set in optimal positions in the factory, using specially designed test gear. Very few of these trimmers can be set correctly without these facilities; therefore care is needed in handling boards which carry such parts. Trimmers should be adjusted only as shown in this manual, or as otherwise authorized by LeCroy SA or its agents.

Do not operate the 9400 with the top cover off for a longer time than is necessary for the work in hand, because the normal circulation of cooling air will not be obtained.

Do not use any Freon or Freon-based liquid to clean parts while they are in the 9400, because Freon can damage the screen printing of the front and rear panels, and can cause electrical problems if there is penetration into potentiometers on the front panel.

The LeCroy 9400 is of sound construction, but contains parts which may be damaged by incorrect handling, including effects due to static electricity, high voltages and mechanical mishandling. The oscilloscope should not be opened by unqualified personnel. Repairs and modifications should be attempted only by authorized LeCroy personnel.

Any unauthorized work by a customer or his agent on the 9400 may invalidate any warranty, extended warranty, service contract or other contract entered into with LeCroy, who reserve the right to charge for any work which is needed as a consequence of such action.

Note that many of the diagrams of waveforms in this manual were prepared using a 9400, because this was the most convenient method. It will be appreciated that the risetimes of logic waveforms will be increased, but this should not impair the value of the data. Be careful to inspect the diagrams to see whether a XlO probe was used.

### VALID RANGE OF FIELD MAINTENANCE

Because the LeCroy 9400 contains electronic circuits which are exactly set up to achieve the excellent performance specifications of this equipment, there is need for circumspection in maintenance.

Generally, it should be assumed that any adjustment which is not specifically referred to in this manual is one which can be performed correctly only with specialized test equipment which is not available at small LeCroy offices.

In particular the following operations should not be attempted without authorization:


- Adjustment of the ADC circuits on the 9400-3 boards (1.3.2-6)
- Replacement of any parts in those areas of the 9400-3 boards

The following areas are critical also, but can be adjusted or repaired provided that the equipment listed in (2) is available for calibration and tuning:

- Front-end circuits (1.1.31) trigger circuits (1.1.33) and TDC trigger circuit (1.4.8).

An attempt has been made to simplify the problem of relating different parts of the instrument, by providing some cross-references. The use of these without some guidance may be rather frustrating if all are used without distinction, and a good way to filter them is to know the chapter headings on the first page of the contents. The contents pages of all the chapters are grouped together at the start of the manual, as of all the chapters in their chapters, for the same purpose.

The section numbers do not run consecutively. This allows them to be correlated with board numbers and allows new sections to be inserted as required.



#### SERVICE MANUAL for the Lecroy 9400 DSO

### Table of Contents

Index of Subjects Tables of Contents of Sections Marnings Introduction

Chapter Title

L

7

Description of each board τ **ENNCLIONVF DESCRIBLION** 

Procedures for each board 7 TEST AND REPAIR PROCEDURES

ε SOFTWARE

Description of software for test purposes

CONNECTORS AND CABLES

Description of detachable parts

ς ASSEMBLY AND DISASSEMBLY

Procedures for each board and unit

PARTS LISTS

List for each sub unit

SCHEWATICS

Throughout this manual the following notation will be used: Note:

Gatefold diagrams for each board

<p.1.5> -Refer to Figure 2.1.4 (7.8.2) -Refer to Section 5.6.7

<2.1.5> ni A beleded let tem tabeled B in <3.1.5> -

ECO for each board; before doing any repairs or modifications The schematics used in this manual correspond to one particular :9JON

look at the schematic for the relevant ECO.

Section numbers correspond to board numbers: Note:

и-0076 и ш

m.9 9400-9 and power supplies

Т-1076 ГГ. ш

2-1076 21.ш

.)		
,		

4	Cables Calibration Controller Calibrator, Probe Calibrator, Probe Clock Bus, Sampling Clock Generator, CPU Clock Generator, TDC Connectors Connectors Controller, ADC Memory Controller, Calibration Controller, Dynamic RAM Controller, Buse Controller, Switches Controller, Switches
4.1.1 4.1.1 4.1.1 5.1.1 5.1.1 5.1.1 5.1.1 5.1.1 5.1.1 5.1.1 5.1.1 6.15.1.1 7.2.2 7.1.1 7.2.1.1 7.2.1.1 7.1 7	Addressing EPROMs Addressing 68000 Address Selection, DRAM Address Space Bank Decoder Assembly Auto reboot Backup Battery Backup Circuit Bank Decoder (Address Space) Bus, Address Bus, Address Bus, CPU Bus, Data Bus, Data Bus, Data
Section of Manual 1.3.1 1.3.4-6 1.3.10 1.4.14	Index of Subjects ADC Boards, Overview ADC, Dual Rank ADC Memory ADC Memory

2.2.1 2.2.4.2 2.2.2 2.23 4.1.1 62.23	EHT for CRT EHT Adjustment EPROM Addressing EPROM Changing EPROM Jumpers External Trigger
61.1.1 62.1.1 41.1.1 51.1.1 6-4.8.1 6-4.8.1 71.1.1 61.1.1	Display Word  DMA Slot  DRAM  DRAM Address Selection  DNAM Rank ADC  Dynamic RAM  Dynamic RAM Address Selection  Dynamic RAM Controller
2.4.2 1.2.2 1.1.16 1.2.1 1.2.1 2.4.2.2 2.4.2 2.4.2 2.4.2 2.4.2	Display Adjustments Display Bus Display Controller Display Failure Display Overview Display Position Adjustment Display Problems Display Protection Display Size Adjustment Display Size Adjustment Display Size Adjustment
8-3.1 6.2.1 6.2.1 4.2.1 11.1.1 7.1.1 7.1.1 8-1.1 8-3.2.1	DAC, Display X DAC, Display Y DAC, Display Z, Brightness Data 68000 Daughter Board Slots Decoder, Interrupt Decoder, Peripheral Decoder, Peripheral Descoder, Peripheral Descoder, Peripheral
1.1.3 1.2.4 1.7.2 2.4.2.2 1.2.9 2.4.2.2 1.2.9 2.4.2.2	CRT Brightness CRT Brightness Adjustment CRT Focus CRT Focus CRT Fower Supplies CRT Power Supplies CRT Power Supplies CRT Protection

1.1.4	Jumpers EPROM
2.4.2.2	Joining Vectors Adjustment
2.1.1.1	Interrupts 68000
7.1.1	Interrupt Decoder Interrupts
7.1.1	Dul noisterpolation TDC
81.1.1 81.1.1	Interface, RS-232-C
81.1.1	Interface, Plotter
9.1	Interface, GPIB
2.4.2.2	Intensity Adjustment, CRT
1.1.36	Input Protection, 50 Q
2.18.1.1	Input Protection, High Z
4.1.4	Input Offset Trimming
12.1.1	Input Coupling Controller
8.1.4.2	Input Capacitance Trimming
2.5.1	Indicators, Front Panel
7.2.4.2	Image Size Adjustment Image Vector Adjustment
2.2.2 2.4.2.2	Image Problems
2.2.4.2	Image Position Adjustment
2.7.1	Image Focus
1.2.2	Image Failure
2.7.1 4.2.1	Image Brightness
2.12.1.1	Hybrid HVV200
££.1.1	Hybrid HyBlOl
8.18.1.1	HVV200 Hybrid
1.2.9	HT for CRT
1.1.33	HAB101 Hybrid
9.1	CPIB Interface
21.1.1	Generator, Clock, CPU
E.1E.1.1	Gain, Front-end
E.4.1	Tunction Decoder TDC
2.2.1	Front Panel LEDs
4-5.2.1	Front Panel Controller Front Panel Controls
2.4.18 1.1.21	Front-end Trimming, 1 MQ
8.1.4.2	Front-end Trimming, 50 Q
8.1.4.2	Front-end Trimming
2,15,1,1	Front-end Protection
E.1E.1.1	Front-end Offset
2.12.1.3	Front-end Gain
1.1.31.2	Front-end Coupling
75.1.1	Front-end Calibration
E.1E.1.1	Front-end Bandwidth Limit
1.1.2	<pre>Lrouf-end Assembly Pront-end</pre>
16.1.1	Frequencies, Clock, CPU
2,2,2,2 1,1,1	Focus, CRT, Adjustment
2.7.I	Focus, CRT
0 <i>L t</i>	too tany EA

RAM, ADC RAM, Backup RAM, Dynamic RAM, Dynamic RAM, Static, ADC RAM, Static, Backup Random Access Memory, Dynamic Random Access Memory, Dynamic Random Access Memory, Static Removal of Boards Reset Reset Rotary Switches Rotary Switches	01.8.1 22.1.1 21.1.1 21.1.1 22.1.1 22.1.1 21.1.1 22.1.1 21.1.1 21.1.1
Patch, EPROM Peripheral Decoder Periods, Clock, CPU Plotter Interface Position Adjustment, Image Potentiometer Controller Potentiometer Problem Power Supplies, DSO Power Supplies, DSO Power Supplies, DSO Power Supplies, DSO Protection, CRT Protection, CRT Protection, CRT Protection, CRT Protection, CRT Protection, SI Input	1.1.4 1.1.6 1.1.1 1.1.2.2 1.2.3 1.2.4.6 1.2.3 1.2.4.6 1.2.3 1.1.35 1.1.35 1.1.35 1.1.35 1.1.35 1.1.35 1.1.35
LED Controller LEDs Problems Line Voltage Setting, 115/230 V Line Woltage Setting, 115/230 V Main Board Memory, ADC Memory, Backup Memory, Control, ADC Memory, Dynamic RAM Microcomputer Microcomputer Microcomputer Microcomputer Microcomputer Miltiplexer, ADC Memory Multiplexer, ADC Memory Multiplier Multiplier Multiplier	1.1.19 2.4.5 2.4.5 2.4.6 3.4.6 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19 4.1.19

£.1.1	00089
9.4.2	Voltage Setting, 115/230 V
	Vector Joining Adjustment
2.4.2.2	tromtsuibA priniol noteel
7.1.4.5	Trimming, Trigger
4.1.4.2	Trimming, Input Offsets
8.1.4.2	Trimming, Front-end, 1 MQ
8.1.4.2	Trimming, Front-end, 50 2
2.4.1.3	Trimming, Probe-calibration
7.1.4.2	Trigger Trimming
1.1.33	Trigger, External
28.I.I	Trigger Circuits
£.£.1	Track-and-hold
72.1.1	Timer , , , ,
6.I.I	fime Out
1.4.1	Time-base Overview
ξ	Test Software
£Z.I.1	Temperature Measurement, 9400-1
1.4.1	TDC Overview
4.4.2	JnemizuțbA OdT
7 7 6	4-1-4-4
8.1.1	Synchronization, Display
2.2.3.2	Switch Problem
12.1.1	Switch Controller
1.1.22	Static RAM
3	Software for Testing
11.1.1	Slots, Daughter Boards
1.1.25	Slot, DMA
£1.1.1	Selection, DRAM Address
2.4.2.2	Screen Vector Adjustment
2.7.1	2creen Focus
2.7.1 4.2.1	Screen Brightness
0 = 1 / 0 +	

(i)


## CHVLLER I

## FUNCTIONAL DESCRIPTION

## Table of Contents

				notation.	Juioq
гре	gaisu siinu	into functional	Curther subdivided	section is	Евсһ
		cription	CLIB IEEE-488 Des		1.23
			Bus Finder		12.1
			Line Finder		1.20
		СТОСК	GPIB+DMA+Realtime	7-1076	1.12
			Power Supplies	1-1076	II.I
			and Power Supplies	6-0076	6°T
			Clock Bus	8-0076	8.I
			CRT Board	L-0076	7.I
			CLIB Bosrd	9-0076	9.1
			Eront Panel Board	5-0076	2.1
			TDC Board	7-0076	ħ.ľ
			ADC Boards	E-0076	1.3
			Display Board	7-0076	1.2
			Main Board	T-0076	1.1
				Overview	0.1

## BLOCK DIAGRAM OF THE 9400 DSO



BLOCK DIAGRAM OF THE 9400 DS0

Figure 1.0.1

#### Main Functions of the 9400 DS0 1.0.1

The main functions of the 9400 are <1.0.1>:

- Input 2 channels of analog information
- Input 1 channel of trigger information
- Convert analog information to digital data
- Store digital data in 32K memories
- Present stored information on viewing screen
- Present stored information at GPIB port Present stored information at RS-232-C ports
- Accept control information at RS-232-C port
- Accept control information at GPIB port
- Note that the functional blocks in <1.0.1> do not correspond to the

:swollol circuit boards of the 9400. The blocks are located on the boards as

	GPIB Control	9-0076	OL	7-1076
_	RS-232-C Control	T-0076		0 10/0
_	Plotter Control	1-0076		
	etk ztorage Memory	I-0076		
	Display Processing	7-0076		
_	Time base	7-0076		
****	Trigger Select	T-0076		
-	32K Memory	€-0076		
_	ADC	E-0076		
_	Sample and Hold	€-0076		
	Attenuate and Amplify	T-0076		

The boards in numerical order are:

#### IDC Board ADC Boards E-0076 Display Control Board 7-0076 Wain Board I-0076

CPIB+extra DRAM

Power Supply Board ∀6-0076 G6-0076 46-0076 CJock Bus Board 8-0076 CKI Board L-0076 GPIB Control Board 7-1076 Eront-panel Board ¥5-0056 85-0076 7-0076

9400-6 board; later ones have versions of the 9401-2 board. depending on the date on which the DSO was made. Earlier DSOs have the Note that 9400-6 and 9401-2 are alternative occupants of the same slot,

1/7-1076

The functional description is given at a level which is intended for those who need to repair or modify a 9400 DSO. Internal details of LeCroy hybrids are not consistently given; nor are details of software and other details which do not in any way assist in maintenance. Wherever possible, this chapter is sectioned in a way which corresponds to understand the function of any part of the 9400 DSO in isolation, every section of the description is provided with references to other sections of the manual which describe parts which directly interact with the part being described.

Note that in order to create context for some of the pieces of schematic, it has been necessary to join pieces of schematic which are on different sheets. Each schematic in the functional description bears a legend giving the origin in the main schematic (8), and the ECO for which it is relevant. Before undertaking any repair or modification make sure to examine the relevant area of the schematic pertaining to make ECO level of the actual unit on which work is being done, because it is not practicable to update this manual for each ECO.

The seat of control is the 68000 CPU, on the 9400-1. The hardware peripherals are memory mapped, and are selected by a decoder (1.1.6). Some peripherals generate interrupts (1.1.7) to the 68000, while others use control lines with handshake.

The main function of the 9400 DSO, namely the acquisition of waveforms, is executed by the 9400-3 ADC boards, under the control of the 9400-4 TDC board during acquisitions, and the 9400-1 for reading out the ADC memories. The 9400-4 includes the main sampling clock and a number of derived clocks which control the timing of the sampling and storage into the ADC memories, in the various available modes, such as pre-and post-trigger, roll and normal modes. The control information for the post-trigger, roll and normal modes. The control information for the information generated by the software on the 9400-1, in response to information generated by the software on the shoot is generated by the user at the front panel or one of the information generated by the user at the front panel or one of the interfaces.

The 9400-1 also controls main functions such as controlling the display, which is generated by the 9400-2 board, and acquiring data from, and sending data to, the front panel, via the 9400-5 board.


The frontend analog parts of the 9400 DSO are all situated at the front right corner of the 9400-1, behind the input sockets. This section includes the frontend amplifier hybrids, and all the input selection circuits, gain and attenuation controls, etc.

· `)			*	
		ā.		
				,
• K • • • • • • • • • • • • • • • • • •				
	•			
to a constant of the constant				
	÷			

## Logic Section

Input Overload Detection	38.1.1
Power Supplies	78.1.1
Front Ends	16.1.1
Trigger	26.1.1
External Trigger	86.1.1
Calibration System	46.1.1
Probe Calibration	28.1.1
Introduction and Block Diagram	08.1.1
Section	Solsan
Battery Backup Circuit Temperature Measurement Timer	1.1.23 1.1.23 1.1.24 2.1.1
RS232 Interface	81:1:1
Min-max-multiply Timing	61:1:1
Min-max-multiply Circuit	02:1:1
Front Panel and Coupling Logic	12:1:1
Display Controller	61.1.1
Calibration Controller	71.1.1
Connectors to Daughter Boards	11.1.1
Dynamic RAM Controller	21.1.1
Dynamic RAM	21.1.1
Dynamic RAM	21.1.1
Clock Generator	21.1.1
Peripheral Decoder Interrupt Decoder Synchronizing Time Out Bus Buffering	6.1.1 8.1.1 9.1.1 01.1.1
Introduction and Block Diagram, CPU Auto Reboot Power on Reset RepROM Addressing Address Space Bank Decoder	1.1.1 2.1.1 8.1.1 4.1.1 2.1.1

Figure 1.1.1.1



BLOCK DIAGRAM OF 9400-1 BOARD

Figure 1.1.1.1

#### 1.1.1 9400-1 Main Board - Introduction

#### 1.1.1.1 General Remarks

This board, which covers the underside area of the 9400 DSO, carries the micro-computer system which is the seat of control for the entire system, and also contains a number of ancillary functions which do not need extra boards. The sections will be described in approximately the order in which they appear in the schematic (8.1). The block diagram  $\langle 1.1.1.1 \rangle$  shows the main functions which are served by the 9400-1 board.

#### 1.1.1.2 Analog and Digital Functions


It is important to know that the 9400-1 board carries not only the main control logic of the 9400 DSO, but also the analog frontends and associated functions; this is for reasons of high speed circuit layout.

#### 1.1.1.3 Microprocessor

The micro computer system is based on the powerful and versatile Motorola 68000 <1.1.1.2> which provides 23 address lines, byte control lines, and 16 data lines. The system is too complex to describe in great detail here; an account of its capabilities will be referred to like this -  $(68000 \ 2-3)$ . Motorola does not accept any referred to like this -  $(68000 \ 2-3)$ . Motorola does not accept any responsibility or liability for any consequence of the use of information in this document, concerning Motorola products.

#### 1.1.1.4 definition of the description of the descri

Operands and data can be specified as byte (8 bits), word (16 bits), or long word (32 bits) (68000 2-3). Words and long words can begin only on even addresses, the high order byte of a pair being stored at the even address. That is why the 68000 has no AO line; addressing is by word, not byte, and the AO function is performed by UDS and LDS, the upper and lower byte select strobes.



WICKOPROCESSOR MC68000

Figure 1.1.1.2


### 1.1.1.5 Interrupts

The Motorola 68000 has a powerful system of interrupts, providing seven priority levels (68000 5-8). In the 9400 DSO the interrupt system is used in the simple auto vector mode (68000 6-7), which is compatible with the 68000, and provides seven interrupt vectors; see (1.1.7) for hardware implementation.

#### 1.1.1.6 Nomenclature

Throughout this manual, all descriptions involving the 68000 or its control and data lines will use the standard Motorola nomenclature.

The architecture of the computer system of the 9400 DSO was designed with the aim of optimizing the system for controlling a measuring device, rather than for general computing efficiency.



WICKO PROCESSOR MC68000 - PINOUT GROUPINGS

The lines can be functionally grouped as in <1.1.1.3>. This is only a brief introduction; see (68000-4) for more details.

### A - Address Bus Al - A23

while A4 - A23 are held high. During interrupt cycles, At - A3 describe the interrupt level, provides addressing for the bus except during interrupt cycles. in word or byte mode. It can address 8 Mwords of 16 bits. It pəsn This is a 23 bit, unidirectional tri-state output bus, which is

## D - Data Bus DO - DIS

. abom This is a 16 bit, bidirectional tri-state bus, used in word or byte

### Asynchronous Bus Control

AS - Address Strobe. Indicates valid address is present.

R/W - Read/Write. Defines direction of data transfer.

UDS, LDS - Control upper and lower bytes on the bus.

DTACK - Data Acknowledge. Input indicates completion of data

transfer.

### Bus Arbitration Control

master. masters which tells 68000 that another device requires to be bus BR - Bus Request. Input wire ORed with all other potential bus

cycle. masters that the 68000 will relinquish control after the current BG - Bus Grant. This output indicates to other potential bus

BACK - Bus Grant Acknowledge. Input to show that another device has

become bus master. BACK cannot be asserted unless:

AS is inactive, i.e., 68000 is not using bus **GNA** 7 A bus grant has been received

BACK inactive, i.e., no other device is master. **GNA** DTACK inactive, i.e., peripherals not using bus **GNA** 

### Ibro - Ibrs - Interrupt Control

 $(\varsigma - 00089)$ Level 7 has highest priority, while 0 shows an absence of request. Encoded inputs indicating priority of device requesting an interrupt.

#### System Control Lines

BERR - Bus Error, as a result of one of the following:

- Non-responding device
- S Interrupt vector problem
- 3 Illegal access request
- Device dependent errors

RESET - Bidirectional line. Input used to allow CPU reset from external devices. Output allows CPU to reset all external devices using RESET instruction (4F70H). External RESET and HALT together will reset entire system.

HALT - Bidirectional line enabling external device to stop CPU at end of cycle. Can be driven by CPU to give signal of CPU stoppage to external devices.

68000 Peripheral Control


FCO - FC2 - Processor Status. Function codes indicating current mode of CPU.

CLK - Clock. Internally buffered clock input.

#### 1.1.1.8 Notes

Peripherals are all memory mapped. The addresses are not fully decoded; which means that each peripheral can be addressed modulo n, where n depends on the space used by the peripheral.

The lines FC are used in the 9400 DSO only during interrupt requests at levels 7 and 3. User/supervisor modes are not decoded.



FOWER ON RESET

Figure 1.1.3.1

AUTO REBOOT CIRCUIT Figure 1.1.2.1

will never become usable. condition is not cleared, reboot will recur continually, and the DSO signal, and reboot does not take place. Note that if the fault DSO is in test mode, the clear line, pin 3, is held down by the TEST 4 ms, supply a positive pulse to the boot circuit (1.1.3). If the 9400 from BAS (1.1.15), and will, if the interruption lasts more than about monostable, J19 <1.1.2.1>, will no longer receive a train of pulses In the event of a hangup of the computer system, the 74LS123 dual

#### Power on Reset Circuit E.I.I

reboot (1.1.2). necessary signals <1.1.3.1>. This circuit can be triggered by the auto into a standard configuration, the power on reset circuit provides the In order to provide an orderly succession of events, and initialization

comparators, 117. <1.1.3.1>, where they hold down the relevant inputs of the LM339 The time constants controlling HALT, RESET and CLEAR can be seen in

After power on the following sequence occurs:

#### 1.1.3.1 For at Least 100 ms:

- RESET, HALT and CLEAR are held low
- The 68000 is initialized
- Interrupts are disabled
- The CRT beam current is held off (1.2.5) The CRT beam deflections are held at zero (1.2.5)
- The sample-and-holds are disabled (1.3)
- The backup RAM is connected to the bus (1.1.22)

#### 1.1.3.2 After Less than 500 ms from Power On:

- RESET and HALT go high, booting the processor
- The DSO initialization begins
- The dynamic RAM retresh is turned on
- The display remains disabled Interrupts are enabled
- Sample and holds remain disabled

#### The CLEAK Line Goes High E.E.I.1

- The processor tests various tunctions
- It sets up the display functions
- Set 1st word of display page 1 = End of Page It sets up the acquisition tunctions

2, 3 or 4 pairs of:


dual 2-to-4-line decoder/multiplexer, via the EPROM patch jumpers The EPROM sockets <1.1.4.1> are addressed by part of 119, a 74LS139

<5.23.2>. The following configurations can be supported:

IC capacity EPROM type Total capacity with 8 ICs

S26 K bytes 32 K bytes 27256 16 K bytes 27128 158 K phies et K bytes 8 K phies 7927


The access cycle takes 4 clock cycles at 8 MHz, i.e., 500 ns.



EFROM ADDRESSING CIRCUITS

Figure 1.1.4.1

The address space of the 68000 is organized into banks which correspond to different functions, which are decoded from address lines A19-21 by the 74F138 3-to-8 line decoder Il?. The diagram <1.1.5.> shows the circuit and the start addresses of each bank. K13 enables Il? via FC except when FCO and FCI are high (interrupt acknowledge) and BACK is not asserted. When FC is low and AS is asserted then VPA, valid peripheral address, is generated. See:




VDDKEZZ ZBVCE BVNK DECODEK

Figure 1.1.5.1

Each peripheral is allocated a section of the peripheral bank, the sections being decoded by I18, a 74LS138 3-to-8 line decoder/muliplexer, from A16-18 <1.1.6.1>. The eight sections are allocated as follows:

(1.1.24)	timer	T-0076	LIWER
(1.1) (1.1.16)	qisbJsy processor	1-0076	DISP.P
(22.1.1)	MAA sitsta	1-0076	SKAM
(02.1.1)	min/max/multiply	T-0076	TM\Mm
(81.1.1)	RS232 ports 1,2	1-0076	RS232
(1.1.1) $(2.1)$	tront panel board	S-0076	FRP
(7.1)	timebase board	7-0076	IDC
(1.1.25)(1.12)	DMA, GPIB, RTC, etc.	7-1046	AMG

The peripheral decoder is enabled by the simultaneous assertion of BAS; AS and BK3, the peripheral block.




PERIPHERAL DECODER

Figure 1.1.6.1

This circuit <1.1.7.1> uses a 74LS148 8-to-3 line priority encoder to service the seven interrupt lines used in the 9400 DSO. The IPL bus goes to the 68000 CPU (1.1.1). The seven interrupt sources are, in increasing order of priority:

Highest		٦L	Test slot	4928 tester
				9401-2 (1.12) newer DSOs
		87	CLIB	9400-6 (1.6) older DSOs
		77	Timebase	(7.1) 4-0046
		07	RS232 p 2	(81.1.1) 1-0046
		29	RS232 p 1	(81.1.1) 1-0046
		89	Jola AMG	9401-2 (1.12), etc
Lowest		79	Front panel	(3.1) 2-0046
Priority 1	ŢөлеŢ	Addr	Function	Board

If the CPU is blocked for more than 4 ms, the auto reboot circuit comes into play, except in test mode, where the test line clears the monostable (l.l.2). Note that level 7 cannot be inhibited by using the interrupt priority mask.




INTERRUPT ENCODER

Figure 1.7.1

The display is refreshed at the frequency of the public ac power supply, 50 Hz or 60 Hz, so that any stray magnetic fields at this frequency will give only a static distortion of the image, rather than a much more objectionable varying effect. Since both the grid and the waveforms are generated by the same mechanism, any small distortion will have a small effect on readings taken from the screen.


The circuit is based on a comparator, part of J17 <1.1.8.1>, fed with a 50 Hz/60 Hz signal, CRP, from the 9400-9B board (1.9). The comparator is disabled by the power up reset circuit (1.1.3), for a short period after power on. The comparator feeds a 74LS123 monostable, which produces the SYDIS signal for the 9400-2 display board (1.2). The line produces to the front end for use by the trigger circuit (1.1.32) as the line trigger input.



DISPLAY SYNCHRONIZATION

Figure 1.1.8.1

In the event of a peripheral hangup, the time out circuit <1.1.9.1>, based on a 74LS123 retriggerable monostable, Kl5, produces a signal on the ERR line, feeding E28, a 74LS245 bus transceiver (1.1.10), which initiation of a peripheral cycle, no response has occurred within initiation of a peripheral cycle, no response has occurred within 200 µs, and a trap is created at address 8. In DMA mode, the signal does not go to the CPU, only to the DMA slot (1.1.10.2).



TIME OUT CIRCUIT

Figure 1.1.9.1

## 1.1.10.1 General Description

The buses of the 9400-1 board, and their relationships, can be seen in the block diagram <1.1.1.1>. The unbuffered 68000 buses, Al-23 and D0-15, are buffered to and from the buses BAl-23 and D0-15 respectively, by the five 74LS245 octal bus transceivers, F23, F26, F29, and J25, J28. The control lines AS, UDS, LDS, R/W and ERR are treated similarly, by E28. The data bus RRO-15, from the display (1.2) buffered by two 74LS244 octal buffers, J23 and J27. A list of labeled lines (1.20) and buses (1.21) can be found at the end of this chapter. The direct buses go only to the CPU, EPROM, DRAM, and the buffers to The direct buses go only to the cPU, EPROM, DRAM, and the buffers to The direct buses go only to the found at time and the buffers to They can drive up to 20 TTL loads. Their timing is about 10 ns behind the direct buse.

The directions of the buffers are controlled as follows:

E28, E29, F23, F26 are in the direction BA to A, BAS to AS, etc, if BACK is asserted.

J14, K14.


J23, J27 are controlled by KlO, Kll of the RAM select circuit

## 1.1.10.2 ERR, BERR, DERR

The circuit around E28 pins 7-13 enables the following functions to occur:

- Direction A to B ERR produces DERR, and BERR to 68000, with the possibility that DERR and BERR can be pulled up, and therefore disabled, by Q2 on the 9401-2 and 9400-6 GPIB boards (1.12)(1.6).

 Direction B to A ERR produces DERR, but does not produce BERR at the 68000, because the buffer is in the wrong direction.



BUS BUFFERING SYSTEM

Figure 1.1.10.1

There are five connectors on the 9400-1 board which serve the five vertically mounted boards <1.1.11.1>; these are listed below in left-to-right order in the DSO <5.0.2>:

```
(4.1)
               7-0076
                                   - Timebase slot
         (E.I)
                €-0076
                             - Channel 2 ADC slot
         (\xi, f)
                             ajot
                                   - Channel 1 ADC
                €-0076
fesfer
         (3.5)
                             suq
                  8767
                               OL
        (1.12)
                7-1076
                                        - DMA slot
         (9.1)
                9-0076
                                    - Display slot
         (1.2)
                7-0076
```


Lyese sjots supply:

```
- Power +5 V -5 V +15 V -15 V
```

Timing diagrams can be found in the descriptions of the individual boards.

Note that the TA bus connects only the 9400-3 and 9400-4 boards.

CONNECTIONS TO DAUGHTER BOARDS



#### Dynamic RAM Controller 1.1.12

	AS are needed to service the 8-to- DRAMs, allowing 64 K of addressing	
	write enable upper byte	- MEN
	write enable lower byte	- AEL
	cojnwu sqqresa atrope	- CV2
	row address strobe	ZAA -
		DV U
	:hese are generated:	- Erom 1
	data acknowledge	- DTACK
	KAM busy	- BXDIS
	, Ava	DIGNE
(9.1.1)	DKAM block select	- BK¢
(21.1.1)	178 ha cjock	III -
(21.1.1)	те на сјоск	8T -
(21.1.1)	8 МН сгоск	- CK
(1.1.1)	read/write select	- BEM
	data request from disp.	- DDIS
(8.1.1)	general clear	- CLEAR
(1.1.1)	sqqress strope	SA -
	najug the signals:	
to the dynamic RAM (DRAM)	ction <1.1.12.1> controls access	
	72770731100 1500	

·(4.1.1.1) WEL and WEU select lower or upper byte in the 68000 address scheme

The following functions are listed in order of decreasing priority:

enable RAM refresh CKEE enable RAM for calibration DAC samp/hold - GCVF enable RAM for display - edis enable RAM for processor bus - CBNS


an adequate rate. The 9400 DSO processor runs at a speed which allows refresh to occur at

Occupation times are typically:

Refresh, about 3%. Calibration sample and hold, about 4%. Display with 1000 vectors, about 2.5% at 50 Hz and 3% at 60 Hz.

these functions. Thus the mean access time to the RAM is only slightly increased by

the bus buffering system <1.1.10.1>. Note that pin 11 of K10 drives the direction control of J23 and J27 in



DRAM CONTROLLER Figure 1.1.12.1

This section <1.1.13.1> uses the signals GBUS, GDIS, GCAL and GREF (1.1.12) to select the RAM function in the order of priority given in (1.1.12). The circuit uses four 74LS257 quad data multiplexers, a 2966 octal buffer and a 74LS244 octal buffer. T9-11 are binary divisions of the 128 us clock, the sadresses are buffered by K22, a 2966 octal buffer. (1.1.15). The addresses are buffered by K22, a 2966 octal buffer.


The RAM is allocated to hardware as follows:

	TNI rol qmuʻt	70207	205010 to
8 words	refresh cal S+H	<b>50200E</b>	205000 to
ς K words	2nd page display	<b>SOLLLE</b>	202800 to
2 K words	lst page display	SOSLEE	200000 to

Access time by CPU bus is 625 ns; access time by RAM is 500 ns.

## 1.1.14 Dynamic Random Access Memory (DRAM)

The RAM for the 68000 CPU uses 2164 64 K bit DRAMs, which are organized as single bit memories, so that a bank of 16 ICs makes a 64 K, 16 bit memory <1.1.14.1>. The lines A0-7 (9400 MA0-7) are demultiplexed in the DRAMs to 16 address lines, using RAS and CAS (1.1.12), which are activated in turn.




RAM ADDRESS SELECTION + DYNAMIC RAM Figure 1.1.13.1 + Figure 1.1.14.1

		4.			
* <					
)					
14.1					
				14)	+0
.38h					
4.5					
	141				
- )					

The clock generator <1.1.15.1> uses a tank circuit and a crystal, both tuned to 8 MHz, the basic clock frequency for the 68000 in the 9400 DSO. The clock is a 74LS321, giving complementery outputs, and the binary scaled frequencies, T2 and T3. Further binary division is done by K18 and K19, 74LS393 dual 4 bit binary counters, giving periods down to about 2 ms. The flip-flop of the 74LS321 is used to make BRAS at K16 (delayed BAS).

						srl	91	zŗ	62.5 ki	8T
S	SW	870	KHZ Z	c200	SII	srl	8	zı	172 KI	$L_{ m L}$
S	W	770*	KHZ ]	s00.15	<b>TIT</b>	srt		ZĮ	720 FI	9 <b>I</b>
S	π	215	ZHA	62.016	TI3	srt	7	ZĮ	200 FI	ΣI
S	ΙŢ	526	KHZ	150.45	TIT	srt	τ	zţ	IW I	7L
S	rt	128	KHZ	28.062	III	su	200	Z	S WE	$_{ m T3}$
S	rı	79	KHZ	16.125	OIT	su	520	ZĮ	IW 7	T2
S	rt	32		32,25	6I		172		IM 8	CK
			irca)	2 = 2) -	gre	səionə	fredu	and	periods	CJock



CLOCK GENERATOR Figure 1.1.15.1

analog signals representing: of data to the 9400-2 display board (1.2), for conversion to This circuit <1.1.16.1> is responsible for the transmission

- vertical position of spot χ horizontal position of spot
- horizontal velocity - DX
- vertical velocity
- DX

for the next time a change to the display is needed. page is displayed on the next scan, leaving the now unused page ready page, if the two bits differ, bit 0 is copied into bit 1, and the other bits 0 (W/R) and 1 (R only) at L16. At the end of scanning one display remote control. The prospective and current page numbers are stored in build up the next, it response to a demand from the front panel or the current display, while the other is available for the CPU to sprou which is divided into two pages, 0 and 1, one of which at any times The display data are stored in a dedicated section of DRAM (1.1.13),

)

The control signals have the following functions:

9400 general reset, turns spot off, centers beam (512,512) 50/60 Hz page synchronizing pulse (1.1.8) SIDIS 8 MHz clock (1.1.15) CK

(E.I.I)- KEZEL


Load data clock SIGA -O RAM busy, l data ready BIDIS

From 9400-2 to 9400-1:

**bCD** 

request next data DDIS acknowledge End of page, wait next SYDIS - bcdia

O display board present



DISPLAY CONTROLLER

Figure 1.1.16.1

The activity on the 9400-2 slot <1.1.16.2> is confined to the period between SYDIS and PGDIS.

The 16 bit word on the 9400-2 slot is built as follows:

DO	DJ	DS	DЗ	D¢	D2	90	Δd	9G	D3	_	I	B	OM	TW	MZ
0	τ	7	ε	7	ς	9	۷	8	6	οτ	II	15	EI	<b>ፇ</b> ፒ	ςŢ
								e:	Dat	Ţ¢	ιξε	Cor		əį	оом

These data are encoded as follows:

- B O spot off for positioning l spot on for drawing

- I 0 compute only l compute and draw

- M O to 3 control word

O end of page, spot centered, await SYDIS

1 mode O and mode 3 together

2 no operation

2 no operation 3 load Z with DO-7

relative next Y 6-5a relative next Y D0-4 L absolute next X D0-6 DX=Tς absolute next X D0-9 DX=0absolute next Y D0-6 0=XQ4 to 7 coordinate word


- D O to 7 coordinate data

See (1.2) for information on the display board, and (1.1.12)-(1.1.14) for information on the use of DRAM for transmission of data to the display.

Each complete scan, or page, of the display, is initiated by SYDIS, and the 9400-2 returns PGDIS at the end of the page, setting up the next page number to be displayed at L16, a D-type flip-flop, and loading the counters K19, K20, J19 to the first vector address.

Some of the control waveforms are shown in <1.1.16.2>; in order from top top bottom they are:

Y Deflection of trace (for reference only)
SYDIS Display synchronization
PGDIS 9400-2 signals page end
BYDIS 9400-2 ready for new data
PDIS 10ad data clock




This circuit sends an analog data stream comprising eight levels, using a DAC 800 12 bit DAC <1.1.17.1>, supplied with 12 bit digital data, CDO - CD11, from the RR bus, via J22 and J26, clocked by PCAL <1.1.12.1>. Three other channels of J22 transmit the clock lines <1.1.15.1> to the CA bus, which controls the eight way analog switch H3 <1.1.17.1> <1.1.131.3>. This switch is enabled by CALEN, which is initiated by GCAL and RSEL <1.1.12.1>.

The eight analog signals are generated in the following order <1.1.31.3>:

<2.15.1.1>	Channel l gain control	CVIN I
<2.18.1.1>	Channel 2 gain control	CVIN S
<2.18.1.1>	Channel l offset	OFFSET 1
<2.18.1.1>	Channel 2 offset	OFFSET 2
<1.12.1.1>	High trigger threshold	TRIG HI
<1.1.32.1>	Low trigger threshold	TRIG LO
<1.131.2>	Frontend calibration levels	CAL1, CAL2
<i.25.i.1></i.25.i.1>	Probe calibrator Level	<b>b</b> Cr


J22 and J26, 74L5534s, hold the sample and hold address and the digital data for conversion by the DAC, which has two preset controls, for gain and for offset.

The signals are shown in <1.1.17.2>, Channel 1 being ACAL, and Channel 2 being CALEN.



CALIBRATION CONTROLLER

Figure 1.1.17.1



SIGNALS FOR THE CALIBRATION CONTROLLER


Figure 1.1.17.2

There are two identical interfaces, port 1 and port 2, the first dedicated to plotters, and the second to control and data transfer.

The bytes for transfer are buffered on the S bus by L3, a 74LS245 bus transceiver. The S bus is connected to DO-7 of two 2661As are clocked at 4.9152 MHz by K9.


Each RS232 interface contains four 8 bit registers, addressed by BAl-2; Port 1(2) uses interrupt level 3(4). Access time is 5 clock cycles at 8 MHz, i.e., 625 ns, and cycle time is 9 clock cycles at 8 MHz, i.e., i.e., 625 ns, and cycle time is 9 clock cycles at 8 MHz, i.e., i.e., 625 ns.

A diagram of the RS232 connectors is given in (4).



**K233S INTERFACES** 

Figure 1.1.18.1




WINIWUM-MAXIMUM/MULTIPLY TIMING

Figure 1.1.19.1

This provides <1.1.20.17:

- Calculation of minimum and maximum of a series of 16 bit data.
- Calculation of minimum and maximum of a series of pairs of 8 bit
- Calculation of a 32 bit product from two 16 bit data, the 16 labs of the product read first, and the 16 MSBs by a second access. The product is performed by selectable signed or unsigned data. For both functions, min/max and multiply, the data can be loaded by direct addressing or kept for another bus cycle (selectable).



MINIMUM-MAXIMUM/MULTIPLY CIRCUIT

Figure 1.1.20.1

## 1.1.21.1 Introduction

These circuits <1.1.21.1> <1.1.21.1A> have the following functions:

- Selecting the required couplings at the trigger and frontend.
- Illuminating the appropriate LEDs on the front panel to show the current function selections.
- Reading the positions of the front panel potentiometers.
- Reading the positions of the front panel rotary switches.
- Detecting any operations of the front panel push button switches.


This section should be read in conjunction with (1.5), which describes the front end, and the front panel controls, (1.1.31), which describes the front end, and (1.1.32), describing the trigger.

# 1.1.21.2 Input Coupling Selections and Front Panel LEDs

The LEDs and frontend couplings are set up by a serial bit stream feeding serial-to-parallel shift registers on the front panel <a href="fig5.4.1">(1.5.4.1</a>, on SIN, clocked by SCK; pins 17, 18 of the front panel connector. Signals are sent only when something needs to be changed; for example, on auto, or normal trigger with a repetitive waveform, the sent on SIN, which carries four bytes for the couplings and four for sent on SIN, which carries four bytes for the couplings and four for the LEDs, with a pause after each byte.


The serial data are generated at H9 <1.1.21.2>, a 74LS165 parallel load shift register, taking its clock rate from the binary counter G18, fed by the 8 MHz clock CK, and loaded by PR2.BRW.


The system clock CK creates the clock SCK at Fl7. The data are grouped into eight serial bytes. These data are carried on the line CSI <1.1.21.2> to the digital frontend control <1.1.31.2> and trigger control <1.1.32.1> From there the data go to G17 <1.1.21.1> whence SIN takes them to the front panel LEDs circuits <1.5.4.1>. <1.1.21.2> includes parts of the 9400-5 and 9400-1 boards.




FRONT PAUEL CONTROL CIRCUITS


Figure 1.1.21.1





COUPLINGS AND LED CIRCUIT Figure 1.1.21.2





SERIAL BIT STREAM CST/SIN AND CLOCK SCK-

Figure 1.1.21.3

The signals are ordered as follows:

Et EIS EC EIS E C H I.

IC Selection signals - First 4 bytes

Ac coupled LF reject	CACLR	
Teggiri belquos DA	CAC	
DC coupled HF reject	CDCHE	
Teggiri belquos DC	CDC	
Line trigger	$CL\Gamma$	
external trigger	CLE	
internal trigger channel S	CTC2	<1.1.32.1>
internal trigger channel l	CLCI	EIS
	sbsre	
pos trig	$_{ m CLb}$	
neg trig	CLN	
<1.65.1.1> <1.811 tx9	EXL\10	
\(\sigma\)	- BMS	
SI.1E.1.1> dibiwbnsd	BMI	
	sbsre	<1.1.32.1>
probe cal <1.1.35.1>	PRCAL	E9
XX	C78	
ŻΥX	C27	
X8 gain	279 C76	
	00I÷	
	0*	
	ŢΧ	
	DC	<1.1.31.2>
	mdo OZ	F12 Chan 2
XZ	C18	
7X	CIS	
nisg 8X	910	
. 01	001+	
	ot+	
•	ĭx	
	DC	<2.18.1.1>
	шчо ОС	F4 Chan 1

CACLR = CSO, which becomes SIN, driving F, for which see next page.


	mdo 03 Da	
	CND	
	DC	
	CND	
	ΑC	conbling
	OVERL'D	сраппед 2
īg	HTGIWGWAA	Q L
		I
DSO control mode	REMOTE	1.
	DC 20 opw	
	CND	
	DC	
	СИD	
	AC	conpling
	OVERL'D	channel 2
	LKIC,D	trig state
	KEVDY	Н
	214444	~~
	DC	
	HE REJECT	
· 7		
	LF REJECT	9,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
	ЭA	trig coupling
	ZINCFE	
	WODE	
auto trigger	OTUA	эрош
sequence of acquisitions	<b>ZEONENCE</b>	ච
externally trigger with +10 atten	EXI/10	
trigger externally	EXT	
trigger on power line	FINE	
trigger on channel 2	CHAN 2	
	CHVM J	zonrce
trigger on channel l	CHAN 1	0021105
trigger on negative slope		
trigger on positive slope	+	
interleaved sampling	INT SAMPL	F <1.5.4.1>

The clock SCK and the data stream CSI/SIN are shown in <1.1.21.3>.

ОС 20 орш


The front panel potentiometers are multiplexed on the front panel board through 8-to-1 line analog switches <1.1.21.5), which includes parts of the 9400-1 and 9400-5 boards, and <1.5.2.1>, and received through pin 9 of the 9400-1 and 9400-5 boards, and <1.5.2.1>, and received through pin 9 of the 9400-1 connector on the serial analog data line AND. The sampling period is about 1.8 ms. The analog signals go to the LM311 comparator C17 <1.1.21.5>, whose other input comes from the DACOB 8 bit the source of digital data. When the digital value reaches a certain value, the DAC output equals the AND level, and the comparator will change state, forcing a preset on the 74LS74 flip-flop. The second half of the flip-flop, clocked by the 4 MHz clock T2, will trigger the monostables H18, raising a level 1 interrupt on INT1. The CPU reads the monostables H18, raising a level 1 interrupt on INT1. The CPU reads the first from the counter via the buffers B20 C20, which are enabled from this circuit measures five analog values from the snalog section of the this circuit measures five analog values from the analog section of the last circuit measures five analog values from the analog section of the last circuit measures five analog values from the analog section of the last circuit measures five analog values from the analog section of the last circuit measures five analog values from the control of the last circuit measures five analog values from the analog section of the last circuit measures five analog values from the control of the last circuit measures five analog values from the control of the last circuit measures five analog values from the control of the last circuit measures five analog values from the control of the last circuit measures five analog salues and circuit measures five monostable data.

The 24 analog levels in a typical case are shown in <1.1.21.4>.




ANALOG DATA STREAM "AND"

Figure 1.1.21.4




The rotary and push button switches are encoded <1.5.3.1> by the 3-to-8 line decoder on the 9400-5, with a period of about 1.8 ms, and the signals from the switch matrix, which arrive on FDO - FDII, are loaded by the three binary up/down synchronous counters B18 B19 C19 <1.1.21.7> (which at other times are used to feed the DAC (1.1.21.3)), feeding the octal buffers B20, C20, and thence the bus BDO-11. The load is made by FA4.FA5 via F19 pin 6 and a resistor diode chain. As an example of the waveforms to be expected, the signals on FDO are given for two cases (1.1.21.6), "TRACKING" and "EXPAND A" pressed, top two traces, and "TRACKING" only pressed, to ottom traces, and "TRACKING" only pressed, bottom trace.

The signals for addressing the switch matrix and the analog switches on the 9400-5 are sent on FAl-5, from C18, a 74LS174 hex flip-flop, latching from BAl-5.



SIGNALS ON FDO IN A TYPICAL CASE

Figure 1.1.21.6



29451 8 ECO:1005

FRONT PANEL SWITCH CONTROL CIRCUIT

Figure 1.1.21.7

The battery backup system powers one 6116 CMOS low power static RAM, with a capacity of 2 K bytes, at the odd addresses, i.e., the low order bytes, of the 68000. The other bytes would read as zero. The backup RAM is addressed at 1D0000 to 1D07FE. Access time is 5 clock cycles at 8 during the power up phase (1.1.3), and at times when new data need to during the power up phase (1.1.3), and at times when new data need to written to this memory, which stores all the settings of the 9400 DSO which are current at the time of power off.

The array of diodes ensures that the 6116 RAM receives the correct Vcc during normal running, and that while the DSO is off, its Vcc is in the standby range, which draws little current, while retaining the data for over one year at temperatures below 40C, on a fully charged battery. Charging current is drawn from the 9400-9B board (1.9), and is such that about forty hours use of the DSO must elapse before the battery is fully charged.

The BATT level goes to as of the DMA slot for use by the realtime clock on the 9401-2 (1.1.11) (1.12).

#### 1.1.23 Temperature Measurement


On 9400-1 boards Rev D and after, there is a temperature measurement system. The digital value is read at 1A002C in the front panel area, after the last analog datum. The temperature is transduced by an NTC resistor, NT6; see bottom right of <1.1.21.1>. The precision of the Celsius temperature is 2C or 10%, whichever is the greater. The Logarithmic R-T relationship is approximated by the piece-wise linear algorithm:


Э6	<	$\mathbf{L}$	<	27C	ፒታፘ	и	>	SIZ	
79C	<	$\mathbf{T}$	<	258	516	u	>	07	-
278	<	$\mathbf{I}$	<	TOIC	しゃ	u	>	ħΪ	

Where n is the value from the front panel ADC (1.1.21), and T is the centigrade temperature. The algorithm is accurate to better than 1% in this range.

BATTERY BACKUP CIRCUIT Figure 1.1.22.1

ECO:1008





messages on the screen. no trigger appears, and putting display in Normal trigger when turning trigger, the 330 e•g•• 'pəpəəu oluA gaimit Jong period relatively SŢ which tor functions The timer is used for several by two 74LS374 octal buffers. counters, H6 and H7, buffered two 74LS393 dual 4 bit binary Tl4, the 1.024 ms clock, using derived by counting down from period of about one minute, provides a timer with a maximum <1.1.24.1> circuit sidT

LIWER

08

18

Figure 1.1.24.1

The slot nearest the CRT on the right (1.1.11) carries the 9400-6 board in older 9400-5, and in newer ones it carries the 9401-2 board. This slot provides direct memory access (DMA), and is foreseen as a means of expanding the versatility of the 9400, as well as a means of using a tester such as the 4928.

The slot addresses the interrupt levels 2, 6 and 7 (1.1.7), assigned as follows:


- 2 peripheral device, e.g. floppy disk
- 6 GPIB
- rest 7 -

From this slot the processor can be controlled by commands such as HALT, RESET, BOOT, DMA dialogue line.

Mote

The basic version of the 9400A does not contain a GPIB board. In order to make it work with the present standard software, 2.06STD, a Schottky diode HP2835 is mounted on the DMA connector on the solder side of the 9400-1 board as indicated in Figure 1.1.25.1. It simulates the data acknowledge signal DTACK when the missing board is addressed by PRO, see 1.1.6.

Whenever a GPIB board 9401-2 is mounted for calibration with CALSOFT, this diode has to be removed, as otherwise the DSO would not boot up. It must also be pointed out that the basic 9400A locks up if the GPIB port is selected in the plotter setup menu.



Diode returning DTACK signal for the basic 9400A w/o the GPIB board.

Figure 1.1.25.1

# Analog Section of 9400-1 Board

## Contents

15.1.1
3E.1.1
25.1.1
75.1.1
1.1.33
1.1.32
15.1.1
1.1.30

#### Introduction

and include: and mixed functions. They are shown in the block diagram  $\langle 1.1.30.1 \rangle$ , control functions of the 9400, as well as a number of analog circuits The 9400-1 board carries the main processor and many of the digital

- Input coupling selection each channel
- Front-end amplifier/attenuator hybrid:
- Each channel, including:
- Fine gain control
- Coarse gain control
- Trigger bleed off Bandwidth control
- Trigger selection of:
- gonkce
- Coupling
- Probe calibrator circuits Self-calibration circuits

describe Channel 1; Channel 2 is identical. Where there are two systems, one for each channel, this manual will

.(12.1.1) bas (71.1.1) 9400-1 board, it is necessary to look at several sections, particularly Because the analog circuits are controlled by the digital part of the

In order to increase the bandwidth for the Model 9400A, the gain on the 9400-3A ADC board is slightly decreased (ECO 1004 for the 9400-3A board). For this, the feedback resistor between pin 18 and pin 8 of the HSH202 is changed from 1 kQ to 910 Q. This loss of gain is compensated for at the HVV output (pin 22) by replacing the 43  $\Omega$  resistor to 39  $\Omega$  (ECO 1016 for the 9400-1 main board). The resistor R at the HVV output defines the gain between the front-end and the ADC as:


$$\frac{A}{Oc}$$
 = OdA bas bas-front neeween from  $\frac{A}{Oc}$  +  $A$ 

In addition, HVV at ECO 1003 has to be used on 9400-1 at ECO 1016. Therefore, be careful not to mix these ECOs between the 9400, the old with the 9400-3 and the 9400A. The possible configurations are listed below:

9400-3A at ECO 1004 with 910 g S/H feedback HVV at ECO 1003	∀0076
9400-3A at ECO 1003 with 43 g at HVV output 9400-3A at ECO 1003 with 1 kg S/H feedback	
9400-1 at ECO 1004 with 99 Q at HVV output HVV at ECO 1003.	AE-0046 wen ditw 0046
9400-1 at ECO 1015 with 43 g at HVV output.	E-0046 bio Ajiw 0046

If resistors have to be changed to prepare a board for one of the four configurations above, make sure that:

- the overall gain (front-end + ADC) is within limits. Check this by using the internal test "gain curves" for all sensitivities and BW OW and OFF. See the internal tests, Section 3.1.7. The overall gain for all sensitivities can be readjusted by changing the resistor at the HVV output.
- the HF overshoot is within limits, see adjustment 2.4.3.4. If the feedback resistor on the ADC board is changed, the capacitor parallel to it MUST be readjusted.



ANALOG BLOCK DIAGRAM

Figure 1.1.30.1

#### 1.1.31.1 Introduction

The outline for one channel is shown in <1.1.31.1>. Bracketed data refer to Channel 2. The input stages are based on the LeCroy hybrid HVV200, which contains accurate high frequency amplifiers with variable gain, and circuits to switch gain ranges and bandwidth.


### 1.1.31.2 Input Coupling and Protection

The signal from the input socket is switchable by relay from the 50 ohm to the high-Z input of the HVV200. The 50 ohm input is also connected to CALI (CALZ), for the purpose of calibration, which takes place whenever a channel control or bandwidth control is changed. A signal presented by CALI (CALZ) is digitized by the channel, and the resulting information enables the processor to adjust the channel until the result is correct.

The digital control lines are shown in <1.1.31.2>, while the analog controls are in <1.1.31.3>.

AC/DC selection is by relay. Diodes type HP2810 and BAV45 provide protection of the hybrid against overload on the high impedance input. The 50 ohm resistors and the hybrid are protected by thermocouples on the resistors, which feed the overload detection circuits (1.1.36). In addition, a series 18 ohm resistor is added, followed by two clamping diodes type BAV62, to protect the 50 ohm input of the hybrid.

The HVV200 uses considerable power, and requires a substantial heat sink.



The HVV200 hybrid contains circuits to control:

- Stepped attenuation
- Continuously variable gain
- Continuously variable offset
- Bandwidth limit

The internal functions of this hybrid will not be described in this

The control lines are <1.1.31.1>:

<2.18.1.1>	digital	stepped attenuate	(82-92)	CI6-18
<1.12.1.1>	digital	bandwidth control	(BMS)	BMT
<e.1e.1.1></e.1e.1.1>	analog	gain control	(GVINS)	CVINJ
<2.12.1.1>	analog	offset control	(OEES)	OFF1
<2.18.1.1>	digital	C2I-8	(21-28)	C211-18

The output of the HVV200 goes to an SMB socket on the 9400-1; a coaxial cable takes the signal from there to the input of the 9400-3 ADC board (1.3). The output also drives an emitter follower which feeds the trigger line TCH1 (TCH2) for the internal trigger function.

The functions of the HVV200 are shown in <1.1.31.1A>.

#### 1.1.31.4 Control Lines

The various digital control lines are buffered by TTL logic, except for the relay drivers <1.1.31.2>.

For derivation and use of the SCK and CSI signals see (1.1.21).





Figure 1.1.31.1A



DICITAL FRONTEND CONTROL

## 1.1.31.5 Digital Frontend Control

The control lines for the frontends are derived from CSIP <1.1.31.3> (1.1.21.1)(1.1.21.2) (which include complete schematics for the controller, and typical waveforms), via the serial-to-parallel shift registers P4 and P12, clocked by SCKP (same references). The lines from P4 and P12 are decoded into the C11-13, CS11-18, CS1-23, CS21-29.


гсте 20 орш	TON	001÷	C218 C217 C216 C212
NOT CS13	ДИА	шцо ОС	CZI¢
шио Ос	<b>GNA</b>	XI	C213
шцо Ос	ИND	01:	CZIS
шцо Ос	AND	00I÷	CZII
mdo O≥ TON	GNA	XJ	CI3
		DC -	CIS
шdo Оट	GMA	DC	CII


## 1.1.31.6 Analog Frontend Control

These circuits <1.1.31.3>, control the analog functions of the HVV200 hybrids:

LO Lower trigger threshold (1.1.32)	- TRIC	
	- TRIG	
Channel 2 calibration signal	- CAL2	
Channel l calibration signal	- CALl	
ET2 Channel 2 offset	- OFFS	
ET1 Channel 1 offset	- OFFS	
	- GAIN	
I Channel 1 gain control	- CVIN	

These signals are demultiplexed by the DG508 8-way analog switch H3, addressed by CAIP-CA3P, derived from CA1-3, and enabled by CALEN (1.1.17). Note that PCL goes to the probe calibrator (1.1.35). The analog signals are buffered by op-amps G5 and G6, the calibration lines needing pairs to get enough drive, with protection against damage from channel input signal overdrive. The signals ACAL and CALEN are shown in CA1.1.17.2>.





with switches which cause little delay to the signal. (RIS), to achieve accurate timing, the trigger modes must be switched rates, especially the effective rate with random interleaved sampling is extremely important, in view of the need to sample at very high (1.1.8), and external trigger at two sensitivities (1.1.33). Since it The 9400 DSO provides for internal trigger (1.1.31.3), line trigger

is low, 015-16 conduct and cut off the diodes. transistor triples such as Q15-17, so that when a shift register output parallel output shift register El2, a 74LS164. The outputs drive the conducting state for an "on" switch. The switches are driven from the left, and their outputs are on the right, with the dlodes in the These are provided by diode bridges <1.1.32.1>. Their inputs are on the

The four trigger inputs are:

<I.EE.I.I>

- ext trigger front panel input <1.15.1.1> int trig from HVV200 output LCH<sub>5</sub> int trig trom HVV200 output <I.I5.I.I> LCHJ 50/60 Hz square wave  $\Gamma T R$ <1.8.1.1>
- parallel, and feed the four coupling selectors on the right, again The outputs from the four switches on the left of <1.1.32.1> are in
- controlled by El2. The options are:
- AC coupled, low frequency reject CACLR
- DC coupled, high trequency reject CDCHK AC coupled CAC
- DC coupled DC


ELK

- board, 9400-4 (1.4.8). complementary outputs go to two SMB connectors which feed the timebase MVL407, and thence to the ECL output stage Al3, whose The outputs from these second switches go to the two comparators of the
- derived from G4, <1.1.31.3>. The MVL407 is controlled by the levels TRIGHI and TRIGLO, which are
- .(1.12.1.1)(1.12.1.1) The controller for the shift registers E6, Ell is described in

1.1.33

The external trigger <1.1.33.1> feeds A3, a LeCroy hybrid which contains a switchable attenuator, controlled by the ATT lines, pins 6 and 7, and a comparator, feeding Q5, from which the ETR line goes to the trigger switches <1.1.32.1>. The attenuation is switched by E5, the controlled by E6, the second parallel shift register in <1.1.32.1>.

Compensation and diode protection are provided at the external trigger input.




EXTERNAL TRIGGER CIRCUIT

Figure 1.1.33.1

The 9400 DSO employs a system of auto-calibration for the gain of each channel, so that the sensitivity of each channel is always known, even when the fine gain control is not at its Xl position. The calibration takes place at power up, and is repeated every time any front panel control is adjusted.

This is accomplished by means of the CAL1 and CAL2 levels applied at the 50 ohm inputs of the frontends <1.1.31.1> and generated from the analog data stream ACAL snalog demultiplexer <1.1.31.3>, from the analog data stream ACAL <1.1.17.1>. The digitization of CAL1 and CAL2 provides the processor with information on the overall gain of the channels, from the input to the digital bus. Clearly the system relies on the accuracy of the input resistors and of the DAC and the transmisson of ACAL to the frontend.

The system is summarized in <1.1.34.1).



CALIBRATION SYSTEM

Figure 1.1.34.1

This circuit <1.1.35.1> drives the calibrator output on the front panel, providing a square wave or a DC level of accurately known amplitude. The circuit is based on a CA3046 transistor array, with the pair used in long tail connection. The output transistor has feedback to the base to define the gain, and to enable frequency compensation to be included.

The slider of the preset potentiometer is connected to ANI46, one of the analog input lines which are fed back on the front panel board (1.5.2) via an analog switch to the 9400-1 (1.1.21.3) for measurement.

The lines PRCAL and Tl4  $\langle 1.1.15.1 \rangle$  can be used to control the CAL output. PRCAL  $\langle 1.1.32.1 \rangle$  E6 is high for a square wave output, and low for DC. Tl4 is a square wave of period 1.024 ms, derived from the 8 MHz clock (1.1.15). PCL is derived from the analog controller G4  $\langle 1.1.31.3 \rangle$ .

The amplitudes available are:

The DC levels are available only under control of DSO tester.

The risetime is about 75 ns, with a fall-time of about 200 ns.





Figure 1.1.35


In order to avoid overheating of the 50 ohm input resistors, which could permanently alter their value, they are each provided with a thermocouple, connected to an operational amplifier <1.1.36.1>, which sends a DC level via ANI40 or ANI38 to the analog switch on the front panel board <1.5.2.1> E, which delivers the levels the 9400-1 board (1.1.21.3) for assessment. Each amplifier has a preset offset control. T are resistors selected to set the gain.



20 OHW OVERLOAD PROTECTION

Figure 1.1.36.1

The precision levels needed by the analog circuits are provided by four regulators <1.1.37.1>, situated near the center of the 9400-1 board. These regulators also provide low frequency noise rejection for the supplies to critical circuits. The two 12 V regulators, FlO and Fl1, must be matched for voltage output.



२१४६६ प्रथम ECQ:1010

6000-1 BOMER SUPPLIES

Figure 1.1.37.1

## Table of Contents

CRT Power Supplies	2.2.1
Deflection Processing - Power Amplifiers	8.2.1
Deflection Processing - Linearity Correction	1.2.1
Deflection Processing - Rate Integrators	1.2.6
Reset and Protection Circuits	1.2.5
Luminance DAC	7.2.1
X and Y DACs for Position	1.2.3
Bus Servicing and Decoding	1.2.2
Introduction	1.2.1

1.2.1

This board controls the CRT display, taking digital data from the 9400-1 bus, converting them to analog form, and producing signals to control the position and brightness of the spot on the screen. (The spot position will be referred to in this section even for the case where the beam current is turned off, to avoid circumlocution).

The image consists of a number of straight lines - vectors - making up one scan, or page, of the display, the pages being repeated at the frequency of the public power supply, 50 Hz or 60 Hz, which means that any stray magnetic fields at that frequency will not cause the image to wobble - only a steady deflection will be seen, which is much less objectionable, especially as the grid and waveforms will be distorted equally. The vectors are all drawn at about the same speed, so that a constant trace intensity is simply obtained.

Each page of the display consists of a number of vectors, some of which are visible, while others, used when non-contiguous parts of the image are to be drawn, are invisible. The vectors can be further classified into vertical, horizontal, and sloping lines, each requiring different data from the 9400-1.

The analog position signals are generated by X and Y DACs, as are the velocity data, but the velocities are further processed by two EPROMs, which give the components of velocity needed to make sloping lines. The resultant speed of the spot on the screen is always the same, which simplifies the brightness control, and also means that for each component, the maximum rate is the same, simplifying amplifier design.


The CRT is magnetically deflected, which enables a large screen to be used, with a high final anode potential giving a sharp, bright trace; since the scan is not in real time, the image forming system can be optimized entirely for image quality with no compromises of the kind which arise with high writing speeds. The resolution of the display is 10 bits, jo24 points, on each orthogonal axis, the center, corresponding to zero yoke current, being at (512,512). The deflection processors include corrections for the non-linearity of the current position relationship.


The amplifiers must be capable of handling considerable power, because the load is inductive, which means that the theoretical class B efficiency with resistive load cannot be approached.

If an unsuitably long time base period is chosen, there will be so many waveform cycles to be drawn that the page may take more than one, or trequency drops to the next possible sub harmonic of the line frequency, resulting in unpleasant flickering. With any realistic frequency, resulting in unpleasant flickering. With any realistic frequency.

As well as controlling the screen image, the 9400-2 generates the DC levels needed by the CRT for accelerating and focusing the electron beam, as well as some of the protection circuitry which prevents the phosphor from being damaged in a variety of circumstances, some which occur during normal running of the DSO, and others which would arise as a result of a fault.

The main functions of the 9400-2 board are shown in the block diagram <1.2.1.1>; they will be described roughly in order from bus to
deflection coils. Further information will be found in (1.1.16) which
describes the display controller.





2 Peet 1 Eco: 1007

:swollof The 9400-2 uses 16 bus lines <1.2.2.1> of which the 10 LSBs are used as

```
- DO-9 position of spot on screen
brightness control of spot on screen
                                    DO-1
```

while the 5 LSBs are used for mode control purposes:


```
abot on
           τ
                 llo logs
                            - DIS 0
sbot leave
                 spot move
                               DII
           τ
                            0
```

- decode to 8 image control functions: - DI3-I2
- page end, center spot, wait for SYDIS
- mode 0 and mode 3 together τ -
- 7 MOP
- DO-7 load spot intensity
- 0 = xdnoilisoq Y † D0-6
- ς X position D0-6 0 = Yd
- 4-0d noitized Y DX = J
- DX = DO t6-SQ = XQ


In addition, there are several control lines to and from the 9400-1:

### :7-0076 of T-0076

- 8 MHz clock
- general 9400 reset, await SYDIS - KEZEL
- O RAM busy, l data ready BXDIS start page, 50/60 Hz SIDIS
- load data clock PDIS
- 9400-2 to 9400-1:
- ready for next data - DDIS end of page acknowledge - bcdiz
- qizbJsy blocked - bcp
- thence to the Z-DAC J3. to the DACs. The luminance data go straight to the buffer 14, and shift registers E4 F2 G6 H2 I4 I3, the flip-flops E3 F1 G5 H1, and on 5 bit shift registers, D3-5, which send a serial stream to the 74L596 The 10 bit image deflection data go to the three 74L596 asynchronous



The parallel data from the final registers F1, G5 and H1, <1.2.2.1> are used by the 10 bit X and Y DACs G4 and G2, to make the analog position data for the next spot position <1.2.3.1>, the signals going respectively to the X and Y deflection processors. The S data from E3 and F1 go to the 2 K byte EPROMs E1 and E2, which contain conversion tables which convert the input data to X and Y velocities, with 8 bit precision. The VX and VY signals go to the two deflection processors (1.2.6).



X WND X DYCZ LOK LOZITION WND VELOCITY

This diagram <1.2.2.2> shows the control signals for a simple example of a display, including one grid, and one trace with the accompanying settings data. The first picture shows the actual screen image on one 9400 DSO. The other pictures are taken from a second DSO which probed first. The signals shown are (from top to bottom):

edortz stsh	SIUd
9400-2 ready for next data	DDIS
RAM busy/data ready	BIDIS
Page end	<b>PGDIS</b>
Display sync	SIDIS
The vertical deflection signal	X

It will be seen that there is more activity than the number of vectors would seem to require - this is because long vectors are drawn in segments of no more than a quarter of the screen size.

The 8 bit DAC 13 is loaded from the register 14, clocked by Cl, at a slightly different time than the clocking of X and Y <1.2.4.1>, a subtle effect of the deflection coil impedance, so that turning the trace on and off coincides exactly with the change in velocity of the spot. Note that Z actually cuts off the beam between vectors for a very short time, so that the Z waveform consists of flat sections with spikes. Z goes more negative to increase brightness. The Z line is pulled up <1.2.5.1> in the event of various problems which would cause phosphor damage. The 9400 DSO does not have a means of detecting scan loss, so power should never be applied unless both deflection coils are in place.





Figure 1.2.4.1

Vertical deflection signal

Brightness signal, negative excursion = brighter Z DAC test point, positive excursion = brighter

IIII Z X




RESET is the general 9400 DSO reset, which is held low during power up reset (1.1.3) and during auto reboot (1.1.2) should that event occur during DSO operations. If the RESET line goes low <1.2.5.1> the spot is taken to the middle of the screen, by XA, YA, <1.2.5.1> the spot is taken is cut off by Z.

The RESET line goes to a 2N5962 emitter follower, which, with the IN748A Zener diode, produces a small negative potential at AMPL OFF. If RESET goes low, AMPL OFF turns on O41-42, and O51-52, pulling YA, YB and XA, XB toward ground, and cutting off the signal to the output stages of the deflection amplifiers. At the same time, O66 turns on, stages of the deflection smplifiers of the same time, O66 turns on, stages of the deflection amplifiers. At the same time, O66 turns on, stages of the deflection amplifiers. At the same time, O66 turns on, stages of the deflection amplifiers. At the same time, O66 turns on, stages of the deflection amplifiers. At the same time, O66 turns on, stages of the deflection amplifiers. At the same time, O66 turns on, stages of the deflection amplifiers. At the same time, O66 turns on, stages of the deflection amplifiers. At the same time, O66 turns on, stages of the deflection amplifiers. At the same time, O66 turns on, stages of the deflection amplifiers. At the same time, O66 turns on, stages of the deflection amplifiers.

The thermal switch will have the same effects, if the temperature of the heat sink of the power annotations should reach 80 C.


In the event of the +5 V line going down, AMPL OFF is pulled down as for a reset, cutting off beam and deflection. Several other protection modes are provided on the 9400-7 CRT board (1.7), to protect the sensitive CRT phosphor.



2Peet 6 of 8 Eco: 1004

## 1.2.6.1 Principal of Operation

The function of the rate integrators is to produce a succession of linear ramps at the right rate for moving the CRT spot between successive X and Y points. The basic idea is that the integrator is presented with velocity data, and final position data as shown in the notional diagram of the principle <1.2.6.1>. The integrator ramps until the comparator toggles, at which point the process stops and new data are requested.



... 1:9:2:1:8rre.l:2:6:1

There is one rate integrator for each deflection axis; as they are identical, only one will be described <1.2.6.2>. The position signal X passes through the buffer II, and drives the base of 026. The rate signal VX drives the emitters of 019-20, one of which will be on. Note that the current mirror 016-20 has the extra transistor 018, so that the accuracy of the current match is greater than in a simple mirror, where the two currents differ by one base current.

The precision high stability 150 nF capacitor charges at a constant rate, driving the follower Q21, which passes on the signal for further processing. This signal is also fed back via a Zener diode to Q25 base.


Because one LSB of the position DACs corresponds to only 4 mV, several pairs of transistors must be matched to this accuracy. The pairs are:


01-2 04-5 012-13 016-17 019-20 027-28.

While the capacitor is being charged or discharged during a vector, the long tail pair Q25-26 will hold one transistor on and one off, in each pair, Q19-20, Q27-28 and Q29-30. Therefore, one transistor will pull EOVX high. Note that EOVX and EOVY are wire ORed, and they act on the neither Q29 nor Q30 will conduct, because the b-e drop of Q29-30 plus diode drop BAV45 is more than the voltage across the 240 ohm resistor. Thus EOVX will drop, and clear D2, disabling the EPROMs via C2 pin l3. Thus EOVX will drop, and clear D2, disabling the EPROMs via C2 pin l3. Thus Y to terminate that although circuit tolerances will cause either X or Y to terminate first, the trace will then disappear, so that a little kink at the end is not seen.

EOVX/EOVY therefore show a succession of narrow spikes at T2 in a working system. C2 pin 10 drives C1 to turn off  $\mathbb{Z}$ , which also makes a spike at the end of each vector.

The waveform from the Y deflection DAC <1.2.6.3 is shown with the eventual deflection signal for the same case as in <1.2.2.2.2.





The deflection system in a magnetically deflected CRT is complicated by the fact that the angle of beam deflection is, in principle, proportional to the yoke current, while the displacement on the screen is rearly flat. Some corrections can be made by careful yoke design, but there remains a non-linearity which must be corrected, although the linearity need not be absolutely perfect, because the grid and the waveforms are generated by the same system. Nevertheless, a good appearance of linearity is desirable.

To counteract the increasing rate of change of TAM A at higher A, the correction circuits <1.2.7.1> increase the negative feedback at higher deflections, through the non-linearity of the diodes at op-amp J1 pins I and 2. The other half of J1 provides an inverting buffer and a means of presetting the gain to the correct value. Offset is adjustable by a movable pick-off from the Zener diode.






Figure 1.2.7.1



**BOMEK AMPLIFIERS** 



The X and Y amplifiers are linear amplifiers which use feedback from the long resistor in series with the deflection coils <1.2.8.1> to produce an output current which is proportional to input voltage, the gain being lA/V.

The input stage 058-61, is a high gain subtraction stage, whose output is the difference between the input and the feedback. 057 is follower to feed the driver stages 049 and 054 via the level shifters, which each comprise a Zener diode and a resistor. The drivers feed power mostrate, which supply the deflection current. Because these devices have large gate capacitance, substantial drive current is needed.

To protect against excessive current demand upon the MOSFETs the two 0.5 ohm current sensing resistors feed back a signal which turns on 050 and 053 if the current reaches a preset limit.

To keep a standing current in the MOSFETs in the absence of drive (for is adjusted to drive the current mirrors 047-48 and 055-56 at the correct level.

Catching diodes are provided on the MOSFET gates, and also on the drains, to guard against inductive effects from the load. Note that voltage waveforms measured in the amplifier will, in general, have more spikes than the input voltage and output current signals, because of the inductive load. A 27 pF capacitor across the load gives high frequency stability.

Waveforms for a display with one simple waveform and a grid are shown in <1.2.8.2>, in which the top part of the diagram shows what appears on the screen, while the middle two sections show signals obtained by probing with a second 9400 DSO, Y deflection above, and X deflection below. At the bottom the Z signal is included; it goes more negative to increase brightness.

Prom right to left can be seen the X and Y waveforms which produce:

horizontal grid lines, vertical grid lines, various small features, the displayed waveform.

### 1.2.9.1 Introduction

The CRT requires several power supplies at different voltages, for the cathode, the control grid, the electron gun, including focusing, and the final anode. These are all supplied by an oscillator based circuit on the 9400-2 board <1.2.9.1>.

The supplies are as follows:

heater for cathode 15 V DC cathode, from luminance circuit 0 V approximate anode 1 400 V DC approx from 2 focus electrode variable DC final anode 1 11 kV DC final anode 1 11 kV DC

The distribution and control of these supplies is described in (1.2.4) and (1.7), as well as in this section.


## 1.2.9.2 Oscillator

The oscillator which drives the EHT generator is 3524 single chip device which is timed by an RC time constant, connected at pins RT and CT of the 3524. The RC voltage is sensed by a comparator, whose reference is derived from an error amplifier, the shutdown control being unused in this application.

In uncontrolled free running oscillation the device would generate pulse at the transistors SA and SB, with a half cycle difference; in this application they are wire ORed so that the effective output frequency is doubled. The duty cycle of these pulses is a function of the comparator reference level.

In fact, the behavior of the oscillator is considerably modified by the various feedback loops provided. These are described in the next section.

## CKI FOWER SUPPLIES



This is the part at the bottom of the schematic. The SA+SB output drives the complementary emitter follower pair, 062-63, to give the current drive to the MOSFET F5, which although in principle a voltage driven device, has a large interelectrode capacitance which requires current if a fast risetime is needed. The saturated transformer allows a current ramp in the MOSFET, which is suddenly turned off by 063. The stored energy is used at the secondary to drive turned off by 063. The stored energy is used at the secondary to drive the following:

- BG1895 multiplier to generate final anode voltage
- LM60 and reservoir to generate 600 V
- V 00 sind reservoir to generate 60 V

The SB360 in the FET drain path prevents the built-in reverse protection diode of the FET from damping the oscillation of the transformer after one half cycle. The oscillation would in fact continue for several cycles, but for the way the feedback comes into

## 1.2.9.4 Feedback Controls

Peedback from B on the transformer, via a long tail pair eventually reaches a 2N5770, which discharges the timing capacitor at pin CT, reaches a 2N5770 which discharges the timing capacitor at pin CT, reaches a 2N5770 which discharges the timing cycle.

- Feedback from FET source. This is a current sensor, feeding the +SENSE input of the oscillator, to control current limit.
- Peedback from UF, the multiplier input, to the inverting input of the error amplifier, gives stabilization of the EHT voltage, since the impedance of the multiplier is low relative to that of the CRT. If the current demand of the CRT is raised or lowered because the brightness controls are adjusted, or because the complexity of the image is changed, the UF voltage trips the comparator at a different time, altering the duty cycle at SA+SB.

### Table of Contents

There are two types of ADC boards in the 9400 and 9400A oscilloscopes as follows:

9400-3 boards: in 9400s with serial numbers up to about 87200 (October 87),

9400-3A boards: in 9400s with serial numbers above about 87200 (October 87 and in all 9400A oscilloscopes.

This chapter was written for the 9400-3 board: for the 9400-3A, some supplementary sections are included. See Figures 1.3.1A and 1.3.2A.

The two boards are interchangeable, (with one minor modification described below), because the timings of the 9400-34 have been made to emulate those of the 9400-3, even though the ADC circuits are completely different.

Memory Array and Readout Buffers	1.3.10	1.3.10
Memory Control and Direct ADC Read	4.E.1	6.E.1
Multiplexing into the RAMs	8.8.1	8.5.1
Frequency Reduction and ECL to TTL	AY.E.I	7.8.1
Single-rank Flash ADC	A4.E.1	
Second-rank ADC and Rank Merging		9.E.1
First-rank ADC		2.8.1
Dual-rank ADC, Functional Outline		4.8.1
	£.£.1	2.2.1
Clock Management	AS.E.1	1.3.2
Functional Outline	1.8.1	1.8.1

In order to increase the bandwidth for the Model 9400A, the gain on the 9400-3A ADC board is slightly decreased (ECO 1004 for the 9400-3A board). For this, the feedback resistor between pin 18 and pin 8 of the HSH202 is changed from 1 kQ to 910 Q. This loss of gain is compensated for at the HVV output (pin 22) by replacing the 43 Q resistor to 39 Q (ECO 1016 for the 9400-1 main board). The resistor R at the HVV output defines the gain between the front-end and the ADC as:


$$R = \frac{R}{1000}$$
 = DGA bns and front-end and ADC =  $\frac{R}{1000}$  + 50

In addition, HVV at ECO 1003 has to be used on 9400-1 at ECO 1016. Therefore, be careful not to mix these ECOs between the 9400, the old with the 9400-3 and the new with the 9400-3, and the 9400A. The possible configurations are listed below:

9400-1 at ECO 1016 with 39 Q at HVV output HVV at ECO 1003 9400-3A at ECO 1004 with 910 Q S/H feedback	∀0076
9400-3A at ECO 1015 with 43 g at HVV output 9400-3A at ECO 1003 with 1 kg S/H feedback	
ЯО	
$9400-3$ at ECO 1004 with 910 $\Omega$ S/H feedback. $9400-3$ at ECO 1003.	AE-0048 wan diw 0048
9400-1 at ECO 1015 with 43 g at HVV output.	8-0046 blo ditw 0046

If resistors have to be changed to prepare a board for one of the four configurations above, make sure that:

- the overall gain (front-end + ADC) is within limits. Check this by using the internal test "gain curves" for all sensitivities and BW ON and OFF. See the internal tests, Section 3.1.7. The overall gain for all sensitivities can be readjusted by changing the resistor at the HVV output.
- the HF overshoot is within limits, see adjustment 2.4.3.4. If the feedback resistor on the ADC board is changed, the capacitor parallel to it MUST be readjusted.



BLOCK DIAGRAM OF 9400-3 ADC BOARDS
Figure 1.3.1.1

Each DSO contains two of these boards, one for each analog input channel. The functions of these boards are to:

- Track and Hold analog data from preamplifiers
- Convert held samples to 8-bit words
- Write 8-bit words into 32K RAM at current address
- Hold digital data in RAM until required
- Read 32K RAM and send data to processor

## 1.5.1 Functional Outline of the 9400-3

The main functions of the ADC boards are shown in <1.3.1.1> and they will be described in a progression from the analog input to the memory output to the bus. It will be seen from the schematic (8.3) that there are many preset controls on the ADC boards. These must not be adjusted in the field; each one requires calibration using LeCroy test gear designed for this board. Furthermore, changing hybrids and other parts at the front-end of these boards will also create a need for recalibration.

The 9400-3 boards are controlled by the 9400-4 board, which sends clock signals, control signals, and addresses to the 9400-3. There are two groups of clock signals, the fast clock, CK, which is always 50 MHz or 100 MHz, which governs the track hold and ADC, and the memory writing clock, CKR, which with SYNC, runs at a wide range of frequencies to accommodate the many different time-base settings of the 9400. Thus at all but the fastest time-base settings, the 9400-3 makes many more samples than are actually used by the DSO.

Because, at many of the faster settings, the static RAMs cannot keep up with the supply of samples, the data are multiplexed, at first into two streams, then into 16, so that each memory IC is exercised relatively infrequently. The data are buffered into the 9400-1 in two ways. In normal mode the data would be written into the static RAMs during an acquisition, and read out afterwards. In roll mode, which is employed at the very slowest time-base settings, the data are sent straight to the 9400-1 board for processing on to the display.

A table relating clock rates to time base settings will be found in (1.4).

The analog sections of the 94.00-3 board use three lines of the clock bus, <1.3.2.1> pins 2 and 3, CK, which are anti-phase 100 MHz or 50 MHz signals, and pin 5, RATE, which is a level which is high for 100 MHz, Low for 50 MHz. All the clock bus signals are generated on the 94.00-4 <1.4.6.1>.

ECL line receivers Al transmit the clock to the HSH2O2 sample-and-hold via the long tail pair 03-4. There are four preset adjustments associated with this circuit:

- Pl Adjustment of track hold ratio


- 52 - 5¢

1-5 pF These three adjustments are tuned up during manufacture to minimize two unwanted effects in the sample-and-hold circuits. These are:

Recovery spikes, which are glitches that could appear in the analog output as a result of digital breakthrough at the transitions


track phase and the hold phase.

The clock also goes to 0.2, which is saturated, and acts as a level shifting diode, and 0.1, an emitter follower to drive the 7.5 0.5 delay line which is needed to time the functions of the dual-rank ADC. The RATE level at A2 is used to select the clock rate to the second-rank ADC B6.



6000-3 CFOCK WANAGEMENT

Figure 1.3.2.1



The CK bi-phase clock from the clock bus, pins 2 and 3, drives three circuits -

- The sample-and-hold hybrid, A4, a HSH 202
- The 8-bit flash ADC, C6, a HADC7720
- The digital delay, B2, B3, C3, C4, C5

The ADC is clocked at either 100 MHz or 50 MHz depending on the time-base setting. The clock-bus line RATE, pin 5, is high for 100 MHz and low for 50 MHz. All signals on the clock bus originate on the 9400-4

ECL line receivers transmit the clock to the HSH202 via the long-tail pair 05, 06. There are four preset controls in this part of the board -

- P1 Adjustment of the track:hold ratio

  Adjustment of the track:hold ratio
- 1-5 pF ) minimize track-and-hold problems

The clock also drives the delay line A2, from which A3 produces a clock for the ADC, and a clock for the delay circuits. The ADC clock is timed to clock the ADC correctly with respect to the sample-and-hold.


The ADC clock is unbalanced and has a duty cycle of about 60%. The extra time between the "hold" and the "decode" enables the digital values to settle with sufficient reliability so that fliers are not a problem.

These functions are based on the HSH2O2 hybrid which was developed at LeCroy SA. The circuit <1.3.3.1> contains an accurate amplifier with high gain, and a gate/hold function. In the track function, the device acts as an amplifier with two outputs, one used to feed the ADCs, (pin 15) and the other for feedback, via the compensation trim RC network. There are two presets for the HSH2O2, neither of which is field adjustable without the special test gear for the 9400-3 board. The presets are:

P3 Hold rise/droop adjustment.
 At the correct setting, the output voltage neither drifts up nor drifts down during the hold phase.

- 0.5-2.5 pF Amplifier compensation, set to give maximum bandwidth without undue overshoot on step responses.

phase and the hold phase. The transitions between the track phase and the hold phase.



TRACK AND HOLD SCHEMATIC AND BLOCK DIACRAM

Figure 1.3.3.1


The 9400 uses dual-rank ADCs in the 9400-3 ADC boards, because the manufacture of a sufficiently fast and accurate ADC by other methods is impracticable. The successive approximation method is too slow, while an 8-bit flash ADC would require 255 fast comparators, as well as 255 accurate levels and a fast encoder to encode the result on to eight accurate levels and a fast encoder to encode the result on to eight accurate levels and a fast encoder to encode the result on to eight accurate levels and a fast encoder to encode the result on to eight accurate levels and a fast encoder to encode the result on to eight accurate levels and a fast encoder to encode the result on to eight accurate levels and a fast encoder to encode the result on to eight accurate levels and a fast encoder to encode the result on to eight accurate levels and a fast encoder to encode the result on to eight accurate levels and a fast encoder to encode the result on to eight accurate levels and a fast encoder to encode the result on to eight accurate levels and a fast encoder to encode the result on the eight accounts to the result of the result of

The dual-rank system is a compromise which takes advantage of the speed of the flash method, while restricting the size of each rank to a manageable level. The principle is shown in <1.3.4.1>, and although it nooks fairly simple, its accurate implementation at high signal and sampling frequencies is far from easy.

The basic idea is to make a fast coarse conversion of the data, and then to reconvert the result with a DAC, the output of which is subtracted from the original signal to make the input for the second rank, which does the fine scale conversion. Finally, all the bits can be latched into a register. The 9400 uses a slightly more complicated system, merging a 3-bit ADC with a 6-bit ADC to make an 8-bit result (1.3.6); the redundancy allowing the use of a technique which greatly reduces the chance of large glitches ("fliers") at rank boundaries, reduces the chance of large glitches ("fliers") at rank boundaries, namely, to make the range of the second ADC twice one step of the first first trank ADC is passed on to the reference inputs of the second, so first compensation for drift can be made.

The function of the system can be understood by considering a simple example, a ramp input to the ADC. The first rank produces a coarse staircase waveform, which when subtracted from the input produces a set of smaller ramps from which the second rank makes the LSBs. The original and subtracted signals are shown in <1.3.5.3>.

For simplicity a 4+4 dual-rank ADC is shown here, rather than the 3+6=8 system used in the 9400. The functions of the 3+6 system are explained in the text.



PRINCIPLE OF DUAL-RANK ADC Figure 1.3.4.1

The replacement of the dual-rank ADC by a single flash ADC simplifies the board significantly and eliminates several trims and numerous parts.


The current source 04 shifts the output ( $\pm$  800 mV) of HSH before going to buffer 03/02, by - 800 mV, as required by HADC 77200 which has its upper reference at ground.

Trim P2 is for the adjustment of the ADC gain or range, respectively.

As the time delay through the single-rank ADC is less than that through the old dual-rank ADC, the digital delay B2 - C5 is used to bring the resulting signal into the correct timing for the next part of the circuit, so that the 9400-3 and 9400-3A boards can be interchanged.


#### 1.3.5.1 Introduction

This is a hybrid developed at LeCroy for the 9400. A simplified block diagram is shown in <1.3.5.1>, and the schematic of the HADAC and support circuits is shown in <1.3.5.2>. The analog signal from the hold hybrid enters at pin 31 and is flash converted by a 3-bit ADC, effectively to eight levels, seven of which are encoded into three digital bits which will become the three most significant bits of the final ADC output. The data are reconverted to analog in the usual dual final ADC output. The data sre reconverted to analog in the usual dual hold hybrid. The delay cable, being physically small, to encompass hold hybrid. The delay cable, being physically small, to encompass highest frequencies, and a simple compensation network follows it. The result of the subtraction goes to the second-rank flash ADC.




HADAC BLOCK DIAGRAM

Figure 1.3.5.1



FIRST-RANK ADC AND SUPPORT CIRCUITS

This diagram shows the result of a moderate overdrive of the HAH2O2, and with a ramp waveform. The lower trace is the output of the HSH2O2, and the upper trace is the output at pin 23 of the HADACG. The signal frequency was about 1 kHz.



OUTPUTS OF HSH2O2 AND HADACG

Figure 1.3.5.3

The support circuits and preset adjustments are as follows:

- First-rank discriminator range

The discriminators of a dual-rank ADC can be thought of as being specified by levels set by a precision resistor chain, supplied from pins 1 and 32 of the HADAC. One op-amp of the LM324 quad, D4, with the two presets, P2,P7, sets the range and offset of the divider chain.

- CJock

This enters from the delay line, at pin 4.

- DACStep

An interesting feature of the HADACG is that one level is not used in the decoding tree – instead it is used to set the size of step needed by the second rank, using the network of three op-amps D4, LM324, and the preset P9. The digital output of the HADACG goes through the D-type flip-flops C3,C4,D3,D4, which latch them through with the right timing for addition with the second-rank bits.


The presets in this part of the board are to be adjusted only if the special test gear for the 9400-3 board is used.

There is little to say about this fairly standard ADC circuit, except the interesting way in which it is used in the LeCroy 9400. The combination of a 6-bit ADC with a 3-bit ADC is not only an interesting problem, but also an opportunity to use the redundancy to improve the gross errors which sometimes appear when ranks are poorly combined. The range of the DAC output from the HADAC is set at half the span of the Yange of the DAC output from the HADAC is set at half the span of the TRW ADC, and is centered on that span. Thus, small deviations in the HADAC output will not show as ADC bit errors, since the second-rank ADC will digitize that same range again. The two ranks finally come together in the exclusive ORs B2-3, which are all set at 1's in the event of overflow by the output from B4 pin 3. All these exclusive ORs event of overflow by the output from B4 pin 3. All these exclusive ORs event of overflow by the output from B4 pin 3. All these exclusive ORs after the latches C1 and C2.

At the outputs of B2,B3 the eight bits appear together as a complete set for the first time, and are latched at Cl and C2 to provide a stable set of data for further processing.

The remainder of the 9400-3 board is devoted to multiplexing the data into the relatively slow banks of 6116 static RAM.

The schematic also shows the local voltage regulators on the 9400-3.




2444 5 01 8 ECO 1003

SECOND-KANK ADC AND RANK MERGING

Figure 1.3.6.1


The data appear at the outputs of Cl and C2 at a rate of 50 MHz or 100 MHz, depending on the settings of the 9400. The rate is halved by the next circuit, to enable further processing to be done in TTL.  $\langle 1.3.7.1 \rangle$  The flip-flops Dl and D2 are clocked on alternate cycles only, so that the bank of flip-flops, E2-4, contains at any time two sets of data, from two consecutive samples. The pairs of samples are converted to TTL by the ECL-to-TTL converters F2-5.



FREQUENCY REDUCTION AND ECL-TO-TTL

Figure 1.3.7.1

From this point on the two types of board are functionally identical, but note that the analog disable function becomes ICs Cl and CS, and the ECL to TTL function is now labeled D1 to D2, see Figure 1.3.7A.



9400-3A Frequency Reduction and ECL to TTL

Figure 1.3.7.1A

The next step is to multiplex the data so as to present them to the 6116 static RAMs at an acceptable rate. The shift register El <1.3.9.1> clocked by CKR and provided with data by SYNC, produces four address lines which Fl converts to TTL. The buffers are use in the order:

G-K H  $_{\rm L}$  I M J M, and their OE lines are controlled by ACO and the the OE lines of the static RAMs.

These multiplexers feed the static RAMs and also a set of eight buffers which are connected to the buffered 68000 data bus BD <1.3.9.1>.

The relationship of CKR and SYNC is shown in <1.3.8.2>.

# 1.3.9 Memory Control and Direct ADC Read

The eight data streams from the multiplexer branch into two routes  $\langle 1.3.9.1 \rangle$ , one to the static RAMs on the 9400-3 (1.3.10), and the other to the eight 74LS240 octal buffers, G5-N4, which in turn feed the two buffers L6 and M6, in the roll mode of the 9400, in which the ADC data are transferred directly to the 9400-1 BD bus (1.1.10) (1.1.11).

The eight buffers are always used for data transfer, either from the multiplexer in roll mode, or from the static RAMs in normal mode.

The output enables, 0E, of the multiplexer, are controlled by the \$ACO\$ signal from the \$9400-4\$ <1.3.9.1>, and the 0E lines of the static RAMs, so that the multiplexer outputs data when the RAMs do not.

The 3-bit address word BA from the 9400-1 is decoded by F12 to eight lines, each of which enables one data stream. The order of the streams is shown in the diagrams.

The other control lines from the 9400-1 have the following functions:


```
Upper byte select
                                                       BNDS
        (4.1.1.1)
                                                       BFDS
        (4.1.1.1)
                                  rower byte select
DC level - high for Channel 2 - low for Channel 1
                                                         XX
DC level - high for Channel 1 - low for Channel 2
                                                         XX
                                     Address strobe
                                                        SAB
                                  Write read select
                                                        BMK
           From address space bank decoder (1.1.5)
                                                        BK<sub>6</sub>
                       Buffered row address select
                                                       SAXA
```

XX and YY are used with BLDS and BUDS to direct the data from DSO Channels 1 and 2 to the low and high byte addresses respectively, of the 68000 memory. This means that the two ADCs can be read simultaneously if necessary.


The digitized data from the ADCs are written into two banks of eight 6116 static RAMs, the 6116 being a 2 kbyte memory <1.3.9.1>. The write enables signals are derived from G6, while the output enables are derived from the 9400-4 ACQ <1.4.15.1>. The ACQ signal and the two OE signals go to F13 <1.3.9.1>, which drives the OE of the memories are disabled, and the data go straight from the multiplexer to the data buffers, while in normal mode, the OE of the memories are enabled for data transfer from them to the 9400-1.

The addressing mode of the static RAMs is controlled by ACO, via the three 74LS157 data selectors G7 H7 F14. During an acquisition the address lines of the RAMs are derived from the The bus of the 9400-4 <1.4.15.1>, while at other times the addressing is from the 68000 BA


The selection between the two banks of eight RAMs is made by WI and W2, which control the write enables directly, and clock the 74F378 hex flip-flops via FlO, in conjunction with BK6, BWR, and BAS.



SINC (spove) AND CKR SIGNALS ON CLOCK BUS




WULTIPLEXING THE DATA




COOL 003 8 10 5 12245

0725776 21 2 6 13 59 61



# Table of Contents

Interrupt Control Trigger System Busy Command A Delay and B Delay in Pre-trigger Mode Interpolation TDC (ITDC) Realtime TDC (RTTDC) Memory Writing Controls Address and Select Register Address Counter Selector Driver End Address Register Prower Supplies	7.4.1 9.4.1 91.4.1 91.4.1 91.4.1 91.4.1 71.4.1 71.4.1 91.4.1
Trigger System	8.4.I



The 9400-4 contains the precision timing circuits needed to clock the ADCs (1.3) and to time the external trigger with respect to the internal clock. It also contains the systems for managing the ADC memory addressing associated with post-trigger and pre-trigger operations. A block diagram  $\langle 1.4.1.1 \rangle$  shows the functions of the operations. A block diagram  $\langle 1.4.1.1 \rangle$  shows the functions of the parameter of the following the functions of the statement of the following t


The main functions may be tabulated as follows:

- 100 MHz clock generator
- Clock management
- Clock distribution to:
- ADC track-and-hold
- ADC first and second ranks
- ADC data latches ADC multiplexers
- ADC memory
- ADC memory address control
- Finding the trigger time relative to the sampling clock
- Finding the time to the next ADC write clock pulse
- Tricing to ADC memory
- Loading end address of writing
- Trigger management
- The 9400-4 is fitted in the right-most slot of the 9400-1 main board <5.0.2>, and carries a small bus, the 9400-8, at its top front corner, which carries the fast synchronizing pulses needed for the two 9400-3 ADC boards.

As an aid to understanding the functions of the 9400-6 and 9400-3 it may be useful to consider the memories as circular buffers in which writing or reading can continue past the end of the memory by recommencing at address 0. The 9400-4 at the end of an acquisition, loads the end address register with the last ADC memory address which was written. Note that in the post-trigger mode, the delay may be very long, so that the memory may be overwritten many times before the acquisition is terminated.

In order for the TDC board to control the acquisitions, it must respond to a trigger, and then, using the Interpolation TDC (ITDC), measure the time between this trigger and the next 100 MHz clock pulse. It is then necessary to measure a further time, to the next available memory write pulse, W1 or W2, using the RealTime TDC (RTDC). Distinguish carefully between the measurement and conversion times of the ITDC; the conversion can be still in progress after the acquisition is all over, and is then the determining event for making the system ready for the and is then the determining event for making the system ready for the puoper.

The sequence of events for an acquisition depends on the mode, for example whether normal or roll, and pre- or post-trigger.



The 9400-4 is interfaced to the BDO-15 data bus by the two 74LS245 octal tri-state by PRI (1.1.6) to the enable pin <1.4.2.1>, RF3 (1.4.6) and BRW (1.1.0) controlling direction.

```
The function decoder, based on a 74LS138 3-to-8 line decoder, C8, holds the current command to the 9400-4 board <1.4.3.1>. The eight functions comprise four for writing and four for reading:
```

```
- RF3 stop
                     acquisition
                                   reset
            (7.1.1) (7.4.1) STNI
        address counter (1.4.16)
    stop address from ADC memory
                                    read
                                          KE5
                   RTTDC (1.4.13)
                                    read
                                          KLJ
  ITDC (1.4.12) and 4 state bits
                                    read
                                          BEO
               start acquisition
         B Delay counter (1.4.10)
                                    Josq
                                          ME3
                   general reset
        A Delay counter (1.4.10)
                                    Josq
                                         MES
the ADC address register (1.4.14)
                                    WF1 load
     the command register (1.4.4)
                                    load
                                         MŁO
```

reset both TDCs

5001	: 0	эЭ	7 10	1 194	₹4S	
१ २ त <u>६ ३ त</u>		6	£1 10	9 = 7	521.57	
 87A 73A		01	72 138	5 21 2	I DIACK	
 <u>EJM</u>		21	cs v C8	7	: 1A8 184 1	- 91 a - 81 b
 WF 7		710	8	2	248 I	- 519
 <u>MER</u>		SI	0	Ε	W AB	- 61 3

**ENNCLION DECODER** 

FA

The 16 bit bus BO-15 is latched in the 74LS273 octal D-type flip-flops A5, B5, forming the command register <1.4.4.1>. The commands and their functions are:

- EI end interrupt enable INTS when ADC memories are full after end of accousition AND ITDC (1.4.12) has completed conversion

zones near Imin and Imax random activation in the LTDC time select internal trigger source, for ΙI 9400-1 EXT, INT, LINE (1.1.32) select external trigger source, i.e., from EL delays (1.4.1) (1.4.11) controls mode of use of A and B tor pre-trigger Ι PRTfor post-trigger PRT 0 trigger mode: PRT during acquisition enable INT5 for Roll mode when 8 bytes of ADC data are ready read interrupt RI acquisition AND ITDC (1.4.12) has completed conversion

gnilqmss sHM 001 0 gnilqmss sHM 02 1 -

select sampling rate - for the 9400-3

D select FS, FT and FM clock frequencies for the ADC memory write derived from 100 MHz clock

track-and-hold and flash ADC


- DO-1 control binary division (1.1.6) - D2-4 control decimal division

PS sampling frequency
PS 1/FS

FT counting frequency of RTTDC (1.4.13)
FT 1/FT

FY AMPLIANCE AND ADDRESS AND

PM 1/FM Freduency of memory writing



COWWAND REGISTER

faster

the correct mode at power up. that the oscillator locks into

during manufacture to ensure capacitor, which is adjusted controj'


runs at 100 MHz. There is one

used. The clock generator, HB, are relatively slow, TTL is circuits: for the parts which

<I.2.4.1>

parts of the

The clock generator and the



### CLOCK GENERATOR

### Figure 1.4.5.1

memories (1.3). The 50/100 Ms/s selection is made by FA (1.4.4). time base periods, only a fraction of the samples are sent to the ADC all other settings. No other rates are employed by the ADCs; for longer set at 100 Ms/s for the fastest time base speeds, and at 50 Ms/s for master clock track on the 9400-4. The sampling rate of the ADCs can be boards. The second driver, using T2, is heavily loaded by the long drives the clock bus, sending synchronizing pulses to the 9400-3 ADC The oscillator feeds two drivers, one of which, J2 and K1 <1.4.6.1>,

LLIW.

ECL

стоск

В

əsn

DIAIDEE CHEIN END CFOCK BUS

time base settings. 9400-3 (1.3.9-10) can take many different values, corresponding to the wide frequency range, the rate of writing to the ADC memories on the of the immente difficulties of optimizing all the ADC functions over a Although the sampling rate of the ADCs takes only two values, because

8. H6 is a decade counter, and H4 a divide by 8. the parallel inputs PO-2, using the lines DO-1 (1.4.4), to 1, 2, 4 or master clock. H7 is a binary counter whose division ratio can be set by The fast part of the divider chain, H7, is clocked at 100 MHz by the

(1.4.4), driving A,B, C(0) of P6 F7. F7, a 74LS153 dual 4-to-1 line selector/MUX, from the D2-4 lines counters F1-5, selected by F6, a 74LS151 1-of-8 data selector/MUX, and Decades from 100 to 1000000 are made at the 74LS160 synchronous decade

bus, which are used in the 9400-3 (1.3.7-8). The divider circuit also provides the signals CKR and SYNC on the clock

The relationships between the various clock frequencies is as follows

writing clock, CKK which can run at many front end of the 9400-3. CK 50 MHz or 100 MHz, the frequency of sampling at the

CKR, so that FM, the ADC memory writing frequency, buffer and one memory is used at each transition of 9400-3, feeding the static RAMs <1.3.10.1>, and one different rates. There are eight buffers on the

Pulse train at FM <1.3.8.2>.

SXAC

The 9400-4 board uses the fifth of the seven interrupt levels of the  $68000 \ (1.1.7)$ ; the INT line (1.4.7.1) of the 9400-4 is connected to the INTS line (1.1.7.1).


If EI=1, i.e., in normal mode and not roll mode, the 74LS393 4 bit binary counter D3 is clocked when ACQ goes low - when:

- Acquisition is complete
- AND ITDC conversion has been completed (1.4.12)

The 9400-1 can then read the ADC memory.

D3 clear is controlled by EI, depending on the current mode (1.4.4), or RF2 and general reset (1.4.3).

If RI=1, i.e., roll mode, the 74F74 D-type flip-flop E3 is clocked when FM goes high (frequency of memory writing), to instruct the 9400-1 to read one set of eight bytes from the 9400-3 (1.3.9). RF2 and general reset clears E3.



INTERRUPT CONTROLLER

Triggering can be accomplished in two ways:

- Externally, from outside the 9400-4, using signals NEG IN and POS IN from the 9400-1 (1.1.32). This is the normal mode of triggering.
- calibration of the system is done.

Triggering is controlled by the commands ET and IT (1.4.4) in conjunction with the ready line E3 pin 9 <1.4.8.1>, which comes from pin 4 of D2 <1.4.10.1>, a  $\land$ 4.15157 2-to-1 line selector, the two inputs of which are derived from the BUSY line and the zero output of the A delay <1.4.10>. The selection is made by PRT (1.4.4), depending on whether pre- or post-trigger mode is required.

For external triggering the NEG IN and POS IN signals are buffered by K8 to the flip-flop K6, and to the delay K7, feeding the flip-flops K6, a system which overcomes the aliasing problem when the timing of the trigger and the enable coincide at K6. The signal then goes to K5 pin 5. The non-inverting output of K5 starts the ITDC, while the other output goes to the stop flip-flop K4 data, clocked by the 100 MHz master clock. At J4 pin 10 a jitter of 25 ns is introduced for use with Random Interleaved Sampling mode.

For internal triggering the enable from G1 feeds the flip-flops K3 which are clocked by the 100 MHz clock. Between K3 and J4 pins 4,5 is the Test delay adjust (2.4.4), which is used to adjust precisely the timing of the signal to the MVL407 L4. A jitter of 600 ps is introduced at pin 10 of the MVL407, and when the timing is precisely adjusted, the ITDC will count either 10 ns or 20 ns, which are its two extreme values, and this will show as two narrow peaks in a special test distribution in the DSO internal software <3.1.6.1>. Any error will distribution in the DSO internal software <3.1.6.1>. Any error will sange is not exactly at the point where K4 is enabled exactly at the clock transition. The point is that K4 will flip a whole clock period clock transition. The point is that critical time.

The selection of internal or external source is made by ET and IT at G1 in conjunction with the Ready line RY.

2 Eco: 1002

LKICCEK SASLEW

Figure 1.4.8.1

The presence of a level on the Busy line, at E2 pin 9 < 1.4.10.1), shows that an acquisition is in progress, and that the ADC memories are being filled with digitized data.

E2 is clocked from G5 pin 4, at FM, the frequency of memory writing <1.4.6.1>, and gets data from E2 pin 5, EN, clocked by WF3 (1.4.3).

# 1.4.10 A and B delay in Post-trigger Mode, PRT=0

The A and B counters  $\langle 1,4,10,1 \rangle$  are both based on sets of three  $\langle 4,LS191 \rangle$  synchronous up/down counters, used in count down mode. The data are loaded from the 16 bit B bus  $\langle 1,4,2,1 \rangle$  which is buffered to the 68000 BD bus (1.1.10).

In post-trigger mode, all the data are to be acquired after the trigger, and to obtain long post-trigger delays, the A and B delays are coupled together to give a large dynamic range.

After the receipt of WF3, and which loads data into the B delay (1.4.3) the trigger is detected, the acquisition starts, and AB start to count down; when zero is reached, the acquisition is complete.

The value loaded in the AB counter must not be less than the length, 32 K, of the ADC memory, otherwise there would not be a complete set of post-trigger data in the memory.


In post-trigger mode, upon receipt of WF3, ACO is set, followed by Busy, B, on the next clock pulse, and Ready, RD, on the next after that. When the next trigger arrives, the ITDC and RTTDC are activated (1.4.12-13), and then the AB delay is started. At the end of this delay, the acquisition stops.

### 1.4.11 A and B Delays in Pre-trigger Mode, PRT=1

In this mode, counter A holds the pre-trigger value, and functions as a hold off, while counter B holds the post-trigger value. Clearly the sum of the A and B data must be equal to the length, 32 K, of the ADC memories.

In pre-trigger mode, WF3 initiates an acquisition, at which time ACO is set. The Busy, B, is set on the next clock pulse, and the A delay starts to count down. At the end of the A delay, Ready, RD, is set, and a trigger is now acceptable. When it arrives, the ITDC and RTTDC are used as described in (1.4.12-13) and the B delay begins. At the end of the B delay the acquisition stops.

A DELAY AND B DELAY



SUGG 7 01 4 ECO 1002

This circuit <1.4.12.1> has the delicate task of timing the trigger with respect to the clock of the 9400-4, with sufficient accuracy to allow the creation of meaningful interleaved samples at an effective frequency of 5 GHz.


The circuit is based on the charging and discharging of a capacitor by means of an accurate constant current source and sink. By making the discharge current, small time intervals generate much larger ones which are relatively easy to measure. The counting time is so long that the ITDC may not be free when an acquisition is in other respects complete.

The measuring period is started by K6 pin 2 or I4 pin 12 and stopped by K4 pin 15. The counting period then begins, during which the counter (see below) is in operation.

The charging current is supplied by a source based on T8 and 16, the current being defined by a 227 ohm resistor. The discharge is done by T5, which with I5 forms a second constant current device. The more powerful source can be switched by K5, which uses T7 to take all the current from T8, instead of letting it pass through T6 from the 180 pF current from T8, instead of letting it pass through T6 from the 180 pF capacitor.

The capacitor potential is detected by the top section of I4, a LeCroy MVL407 discriminator, which sends data to the ECL flip-flop I2, via the lower part of I4. The arrival time of the data at I2 therefore gives a magnified representation of the original period during which the capacitor was charged.

The MVL407 supplies data to flip-flop I2, which enables the 10016 ECL binary counter H3, counting the fast LSBs, and buffered by the ECL-TTL converter G3, and the 74LS393 dual 4 bit binary counter D4, which is buffered to the B bus (1.4.2) by the two 74LS373 octal D-type latches A4. B4.



INTERPOLATION TDC (ITDC)

.£ niq writing clock pulse. It is started by K4 pin 14, and is stopped by 12 ITDC (1.4.12) measuring period, and the next W1 or W2 ADC memory The RTTDC counts, at the frequency FT, the time between the end of the

74LS244 octal buffers B3, A3. counters D3, C3, for the slower bits, buffered to the B bus by the converter G2, for the fast LSBs, and the two 74LS393 dual 4 bit binary This TDC employs the ECL binary counter H2, buffered by the ECL-TTL

#### ADC Memory Writing Controls pI.p.I

DDA -


seen on the block diagram <1.4.1.1> and in <1.4.15.1>. writing (End address), writing rate, CKR, etc. These functions can be be written which keeps track of the current address, address to stop The ADC memories (1.3.10) are addressed by the 9400-4, when data are to

In addition to the address lines, the 9400-4 sends:

write enable of 9400-3 ADC memories write enable 6116 bank 2 on 9400-3 (1.3.9) MS write enable 6116 bank 1 on 9400-3 (1.3.9) MJ

first and second ADC memory bank respectively. Wil and Wi are used to send alternate batches of eight bytes to the

See (1.3.9-10) for subsequent processing of these lines.



**VDC WEWOKK MKILING CONTROLS** 

### 1.4.15 Address and Select Register

This is the pair of 74LS273 octal D-type flip-flops, A6 B6, clocked by WF1 (1.4.3), A6 selecting the address for segmentation of the ADC memory, and B6 selecting the address.

#### 1.4.16 Address Counter

This is the set of three 74LS161 4 bit counters D-F8, clocked by G5 pin 4 (1.4.6) at the frequency FM/2.

### 1.4.17.1 ADC Memory Address Selector Driver

This circuit (D-E)(6-7) uses two pairs of buffers, 74LS125 and 74LS126, with opposite enable polarities, to select data from the address counter, D8 - F8, or from the Address and select register, A6.

### 1.4.18 End Address Register


The end address register is used at the end of an acquisition to store the ADC memory address at which writing stopped.

This register (END ADD REG) uses two 74LS374 octal D-type flip-flops, A-B7, whose outputs to the B bus are controlled by RF2; they are clocked by the end of enable from E2 pin 8 <1.4.10.1>.

### 1.4.19 Power Supplies

The 9400-4 takes the standard 9400 power lines from the slot, and also creates its own stabilized +12 V and -12 V supplies (1.4.19.1) for the precison analog circuits. These supplies use the SG4501 tracking regulator.

IDC FOWER SUPPLIES



These diagrams show timings of the main functions of the 9400-4 for the following circumstances:

- shoving 9400-4 functions:

- showing clock, sync and memory timings:
- <1.4.20.3> 100 Ms/s post-trigger mode
- showing ADC memory addressing and loading:
- <1.4.20.1> 100 Ms/s pre-trigger mode <1.4.20.6> 50 Ms/s pre-trigger mode

1.5 9400-5 Front Panel Board

## Table of Contents

Syntagibal CH.I	7 7 6
Rotary Switches	4.2.I
Push Button Switches	£.2.1
Potentiometer Circuits	1.5.2
uo	1.2.1 Introducti

### 1.5.1 Introduction

This board carries all the frequently used controls of the 9400 DSO. There are four main parts of the circuit  $\boldsymbol{<}$ 

:<1.1.2.1

- Potentiometers
- Push button switches
- Rotary switches
- LED indicators


Note that the line power switch at the lower right corner of the front panel is not a part of this section: it is fed from the 9400-9B board on the rear panel (1.9). Section 1.5 should be read in conjunction with (1.1.21).


### 1.5.2 Potentiometer Circuit

The potentiometers <1.5.2.1> are supplied with DC levels NREF, 0 V, and PREF, +5 V, from the 9400-l board (1.1.21.3), and not from the local power supplies, so that errors are not caused by voltages induced by currents in the rails. Those controls which are required to rotate continuously without limit have two potentiometers ganged in opposite orientation, so that at least one slider is always on its track. Each slider feeds one input of a DG508 eight-fold analog switch. The eight channels of a DG508 are scanned by FAI - FA3, with a dwell time of 1.8 ms, and the three ICs are addressed by the values 0, 1 and 2 of FA4 - FA5, the value 3 being used for the switches (1.5.3), so that the four ICs are scanned in the order C D E A.

The outputs of the three analog switches are wire ORed to ANO, which carries the multiplexed levels back to the ADC on the 9400-1 (1.1.21). Of the 24 available lines, five are used for the analog signals ANI38 - ANI46, which come from the frontend section of the 9400-1 (1.1.21.3).


The analog data stream at CDE pin 8 is shown in  $\langle 1.5.2.2.2 \rangle$ , which shows just over one complete set of data.






FRONT-PANEL + INPUT COUPLING LOGIC

CIRCUIT FOR POTENTIOMETERS






These are all normally open push-to-make switches, which, together with the rotary switches (1.5.4), form a matrix controlled by the 74LS138 3-to-8 line decoder A, which is addressed by FAI - FA3 with a dwell time of 1.8 ms per channel <1.5.3.1>. The resulting digital word on FDO time of 1.8 ms per channel <1.5.3.1>. The resulting digital word on FDO time of 1.8 ms per channel <1.5.3.1>. The resulting digital word on FDO time of 1.8 ms per channel <1.5.3.1>.

The type of signal on the FD bus is shown in <1.5.3.2>, which shows at top, the repetition at about 46 ms intervals of the pull downs at the Y outputs of IC A, in this case by looking at FDO with the "TRACKING" and "EXPAND A" buttons pressed. The middle trace is FDO with the same two buttons pressed, to show that each matrix row is exercised for about 2.8 µsec, while the bottom trace shows the case of "TRACKING" only.


1.5.4 Rotary Switches

These are all 1-pole, 12-way switches, which are treated in the same way as the push button switches (1.5.3).


### SWITCH CONTROL CIRCUIT




This diagram shows an example of a signal on the FD bus. The waveforms are all from FDO. The top one is for the case when both the "TRACKING" and "EXPAND A" buttons were pressed, showing the signal repeating every 46 ms, the next waveform is one pulse on an expanded scale, and the bottom one shows only the "TRACKING" button pressed, showing the dwell of 2.8 usec per button.




### **FED CONTROL CIRCUIT**





These are controlled <1.5.4.1> by a set of four serial-to-parallel shift registers, F to I, 74F164s, which are clocked by SCK, and fed with serial data by SIN, from the 9400-1 (1.1.21.2). The signals are sent only when any LED needs to be toggled, or when a frontend analog frontend. The LED data are in the second set of 32 bytes; the diagram frontend. The LED data are in the second set of 32 bytes; the diagram only active when something is to be changed - during an acquisition this cannot be the case. To force a DSO to make the data, set it on this cannot be the case. To force a DSO to make the data, set it on this cannot be the read to inspect its own SIN and SCK, because they are this cannot be the case. To force a DSO to make the data, set it on this cannot be the read to look at the signals. Then active when something is to be changed - during an acquisition this cannot be the case. To force a DSO to make the data, set it on this cannot be the case. To force a DSO to make the data, set it on this cannot be the case. To force a DSO to make the data, set it on this cannot be the case. To force a DSO to make the data, set it on this cannot be the case. To force a DSO to make the data, set it on this cannot be the case. To force a DSO to make the data, set it on this cannot be the make the second cannot be the case.

Note that one series resistor is provided for any mutually exclusive group of LEDs. All the LEDs in any 9400 DSO are matched for color, except the two red overload lights. The LEDs are sorted into greenish-yellow, yellow, and orange-yellow, which are referred to as "green", "yellow" and "orange". The differences are small, but "green", "yellow" and "orange". The differences are small, but paneless when two different LEDs are placed in the same set on the panel.



### 1.6.1 Introduction

This board has the sole function of controlling the GPIB interface; in 9400 DSO's with the WPO1 option the GPIB interface shares a 9401-2 board with extra DRAM and a realtime clock.

A block diagram of the 9400-6 is given in <1.6.1.1>. The board is based on a dedicated microcomputer, a PD7210, which controls the following functions:

- 8 bit GPIB data bus
- 8 GPIB control lines
- I-0076 of sud fid 8 -
- addressing from 9400-1
- control lines from 9400-1

### 1.6.2 Functions

Data are buffered <1.6.2.1> to the BD bus by the two 74LS245 octal bus transceivers, A4, B3, which can be coupled to the 8 bit bus of the microprocessor, or to the GPIB address buffer, C3, a 74LS244 octal buffer. The GPIB address switch is on the back panel.

The buffering of the GPIB lines is done by a 75160A for the 8 bit data, and a 75160A for the control lines.

The processor is addressed by BA1-3,5-6,14.

The processor generates a level 6 interrupt to the 9400-1 (1.1.7). A diagram of the GPIB connector is given in Chapter 4.

This board transmits the luminance signal (Z) from the 9400-2 display board to the cathode of the CRT, with the appropriate level shift and gain. The board also carries the parts which set the static electrode potentials for brilliance, initial acceleration and focusing.

Much of the circuitry on the 9400-7 is concerned with protection of the CRT. Other protection circuitry is present on the 9400-2 board.

This section should be read in conjunction with (1.2), which describes the 9400-2 display board.

.<I.I.7.1> in Relation of the 9400-7 board is given in <1.1.1.1>.

### (X) Transmission (X)

The luminance signal (Z) comes from the 1-bar output of the DAC J3 (DAC 08), an 8 bit DAC, on the 9400-2 board. The signal drives the emitter of one of a pair of 2N5962, the other being part of the protection system. An in-phase voltage appears at the collector, to drive the complementary emitter follower which feeds the cathode. Note that the and pass through the EHT and HT supplies of the CRT emerge at the cathode, and pass through the 2N5087, to the point ZC, which feeds a signal back to the 9400-2 board, as part of the stabilization system. The arrows drawn on the data lines represent voltage changes corresponding to an increase in brightness.


### 1.7.2 Focus and Brightness

The focus of the tube is adjusted by means of the potential on G4 of the tube, using a 2 M potentiometer from 600 V to ground. The overall brilliance level is set by a 2 M potentiometer essentially from  $\pm 15$  V to  $\pm 15$  V, with intervening protection circuits.

### 1.7.3 Protection Circuitry

The function of these sections is to prevent, under all foreseeable circumstances, the occurrence of a beam current large enough to impair the function of the phosphor, or even to burn a mark on the screen. Present 9400 DSOs do NOT have a system to detect absence of scan current, so that it is imperative that the leads from the 9400-2 board to the deflection yoke NEVER be removed while EHT is applied to the CRT.

TO DISPLAY 9400.2 PCB



CKT BOARD

# Situations which need to be considered are:

- Loss of +5 V supply
- ross of +15 V supply
- Loss of -l5 V supply
- Poss of two or more supplies
- Conditions during power up
- Conditions during power down

#### 1.7.3.1 Loss of +5 V Line

This eventuality is covered by the 9400-2 board (1.2.5).

## Loss of + to seed S.E. 7.1

This is covered by the circuit shown in <1.7.1.B>. The upper 2N5962 is biased off. Should the +15 V supply fail, the lower 2N2962 would be cut off, allowing the upper one to turn on. The other half of the long-tail pair will cut off, killing the beam current.

#### Loss of -15 Loss of 5.5.7.1

In the event of the -15 V supply failing, both halves of the long-tail pair will lose their base pull downs, but the voltage drop in the two diodes <1.7.1.C>, given the small base current, will be larger than that of the 3 K resistor, and the beam current pass transistor will be cut oft.

## 1.7.3.4 Loss of Two or More Supplies

The protection circuits will act in a fail-safe mode in any combination of failures.

#### 1.7.3.5 Conditions During Power Up

The protection circuitry must act correctly during power on, but must not be so powerful that after this abnormal period the CRT is never allowed to turn on.

During power down one problem is that the cathode temperature falls quite slowly, and even though the electron emissivity is a strong function of the temperature, the grid cathode potential must be strictly controlled during this period. The 10  $\rm up$  capacitor  $<\!1.7.1.E\!>$  in the Gl brightness circuit controls the rate of change of the grid potential to prevent a surge in cathode current at power down.

The 9400-3s and the 9400-4 <5.0.2> <1.8.1>.


Its function is to distribute the precision clocks needed by the 9400-3 ADC boards.

The lines have the following functions:

- CK and CK fast clock at 50 MHz or 100 MHz to clock the sample-and-holds and the ADCs - RATE ECL level which is 0 for 50 MHz

CKR clock which controls writing to memory sync pulse at 1/4 of CKR frequency with duty cycle 1/4 of CKR frequency with duty cycle 1/4 Vbb Pull down for ECL terminations

CKR and SYNC are shown in <1.3.8.2>.



CFOCK BNZ


The power supply sections of the 9400 DSO are shown in <1.9.1>. The basic supplies used by the 9400 are the four DC levels +15 V, -15 V, +5 V and -5 V, which on some boards are used to generate separate stabilized supplies for special functions. These four supplies are switched mode types, which do not have large external magnetic fields which could disturb the CRT beam.

The 50 Hz/60 Hz line current enters through an RF filter built into the socket on the back panel, and then passes through a fuse to a four wire cable which carries the current to the back panel. From there the main current goes to the voltage selector and then to the four low voltage supply modules. A resistive bleed supplies a trickle current to the back up battery on the back panel. Current is also supplied to a back up battery on the back panel. Current is sockets are longly modules.

Power is distributed to the  $9400~\mathrm{DSO}$  from the  $9400-9\mathrm{A}$  board on the front of the four power modules.

The location of circuit elements on the back panel is shown in  $\langle 1.9.2 \rangle$ .

POWER DISTRIBUTION CIRCUIT WITH 9400-9B







Figure 1.9.1A

٠. .



4.....7

1.12 9401-2 Board, GPIB, Extra DRAM

# 1.12.1 Introduction

The 9401-2 board sits in the DMA slot of the 9400, and carries some or all of the following functions, depending on the version. The available versions are:

6701-2/1 GPIB and DRAM

and the functions are:

Slot for 4928 tester Extra DRAM for waveform processing options GPIB/IEEE-488

Note: The basic version of the 9400A has no GPIB board. See Section 1.1.25 for a description of how to make the DSO work with the present standard software, V2.06 STD.

## 1.12.2 GPIB Interface

This is similar to the one on the 94.00-6 board which was used in earlier 94.00s (1.6) in the same (DMA) slot. The schematic is <1.12.2.>. For a brief description of the GPIB system see (1.23).

#### 1.12.3 Extra DRAM

The DRAM controller on the 9401-2 is similar to that of the 9400-1 (1.1.12-1.1.14) and is shown in <1.12.3.1>. The DRAMs are 256 kilobit ICs, arranged to make 128K 32-bit words =  $4 \times 32$ K. The extra DRAM is called into play by BK7 (1.1.5) and BAS at C10. BWR gives the read/write control, BLDS and BHDS, select high or low byte of the 68000 word, while the 8 MHz clock, CK, is used via A2 to generate the row and column address strobes, RAS and CAS. The system is similar to the one used in the 9400-1 (1.1.12).

#### 1.12.5 4928 Tester

The 4928 tester is used in conjunction with a LeCroy 3500 microcomputer for testing the 9400. A description of the testing system is given in (3.2). The 4928 board simply fits on top of the 9401-2, and enables the part in the test procedure.






Figure 1.12.2.1



# EXTRA DRAM CIRCUITS ON 9401-2



The 9400 DSO is a fairly complex piece of equipment with numerous boards, and a great many data lines. This list is intended to simplify the search for the source of labeled data lines. It gives sources with no name. To simplify preparation, negative assertion signals do not have the bar included - this should not in practice cause any trouble. Each entry includes the board number and sheet number on the main schematic (8), the IC and pin number, and the figure number in this manual. A typical use of the list would arise in the case where a line is typical use of the list would arise in the case where a line is IAPPICK, there are many possible sources of trouble.

Power Amplifier	1.8.2.1	q	090	ς	7-0076	
Juqul qmA X	1.2.2.1	L	12	ξ	7-0076	X4MA
	1.2.2.1	q	750	9	7-0076	
	1.2.5.1	Э	170	9	7-0076	
Kill Trace	1.2.5.1	Э	O	2	7-0076	AMPLOFF
ADC Board Input	2.8.8.1	8	<b>⊅</b> ∀	τ	£-00 <del>7</del> 6	
Front End Output	1.1.31.2	22	7∀	SI	1-0076	ADC2
ADC Board Input	2.8.8.1	8	ħ₩	τ	£-0076	
Front End Output	1.1.31.2	22	70	ÞΙ	1-0076	ADC1
ADC Memory Control	1.61.4.1	ħ	ς2	ς	7-0076	ACQ bar
Interrupt Controller	1.7.4.1	13	рз	τ	7-0076	
ADC Memory Control	1.21.4.1	ς	SD	ς	7-0076	
Int TDC	1.4.12.1	13	ħΨ	<del>り</del>	7-0076	
	1.01.8.1	τ	LΗ	۷	€-0076	
	1.01.8.1	τ	CJ.	L	€-0076	
PDC Wemory Control	1.01.8.1	τ	FIT	L	E-0076	
Multiplexing ADC Control	1.9.8.1	s't	LII	9	E-0076	
ADC Memory Control	1.01.8.1	7	FII	L	E-0076	
TDC-ADC Acquisition Mode	1.9.8.1	7'1	LIO	9	£-0076	
Acquisition Mode	1.41.4.1	12	ES	ς	7-0076	DDA
Analog Calibration Data	1.1.34.1	7	ЕН	π	T-0076	
Analog Front End Data	£.1£.1.1	7	EH	II	T-0076	
	1.71.1.1	7	EH	II	T-0076	
Analog Calibration Data	1.71.1.1	τ	ħΗ	II	1-0076	ACALP
Calibration System	1.1.34.1	91	ħΗ	ττ	1-0076	
Front End Control		91	ħΗ	II	T-0076	
Analog S+H DAC Output voltage	1.71.1.1	SI	121	9	1-0076	ACAL
B=buffered	_					
Function	Figure	niq	IC	зүѕ	Board	Изте

	1.11.1.1		71s		tola AMG	
DMA Transfer Bus Grant	1.1.1.2	π	H29	7	1-0076	BC
gns Error	1.1.1.2	72	H79	7	T-0076	BEKK
Extra DRAM	1.2.31.1	91	C8	7	u-1076	
Battery Supply	1.1.22.1	sry	Batte	L	1-0076	TTAB
Exits DRAM	1.2.31.1	8	cro	7	9401-2n	
ADC Board	1.9.8.1	3	9н	9	8-0076	
Time Out Pulse	1.9.1.1	6	KIZ	7	1-0076	
Won-reboot Pulse	1.2.1.1	6	611	ī	1-0076	
Peripheral Decoder	1.3.1.1	12	EII	Ī	I-0076	
notoned femodatined	1.21.1.1	Ç	KIY	7	1-0076	
сјоск сеп	1.21.1.1	6	KI6	ን ታ	I-0076	
400 100[]		8	113			
gaimiT xem\aiM	1.91.1.1		SIH	L	I-0076	
	1.91.1.1	17		۷	1-0076	CVA
Buffered AS	1.01.1.1	18	E58	7	T-0076	BAS
Bank Decoder	1.2.1.1	II	K13	Ţ	1-0076	
68000 CPU	1.1.1.2	12	H29	7	1-0076	
Buffer Direction	1.01.1.1	I	E78	7	T-0076	
DWA Transfer Bus Acknowledge	1.11.1.1	AMG	sJot	als	⊺−0076	BACK
	1.21.4.1	13	ES	ς	<del>ታ</del> -00 <b>ታ</b> 6	
	1.21.4.1	3	E2	Ŝ	7-0076	
ADC Memory Controls	1.21.4.1	13	Ε¢	Š	7-0076	
A+B Delay	1.01.4.1	6	E7	7	7-0076	
ADC Memory Controls	1.21.4.1	TO	D8	Ś	7-0076	
A+B Delay	1.01.4.1	7	DŞ	7	7-0076	
A+B Delay	1.01.4.1	ī	DI	7	7-0076	
Interrupt Controller	1.7.4.1	ī	90	ί	7-0076	
A+B Delay	1.01.4.1	7	70	7	7-0076	
TDC Busy	1.4.12.1	8	75 7₹	7	7-0076	В
Januar Balan		· ·	7 4	,	7 0070	u.
DRAM Controller	1.12.1	9	717	ゥ	1-0076	
EPROM Strobe	1.1.1.1	τ	6 <b>II</b>	Ţ	1-0076	
Peripheral Decoder	1.1.6.1	ゥ	811	τ	1-0076	
Bus Buffer	1.1.10.1	7	E78	7	1-0076	
Address Strobe (Al-A23 Valid)	2.1.1.1	9	H79	7	1-0076	SA
Front Panel Control	1.5.2.1	6	E	I	5-0076	
Probe Calibrator	1.25.1.1		Potl	OI	T-00 <b>7</b> 6	97INA
Front Panel Control	1.5.2.1	OΤ	E	Ţ	5-0076	
Temperature Check	1.12.1.1		9IN	6	1-0076	ÞΤΙΝΥ
Front Panel Control	1.5.2.1	II	E	τ	5-0076	
Trigger	1.18.1.1	7	CI3	13	1-0076	ANI¢S
Front Panel Control	1.5.2.1	12	E	Ţ	5-0076	
Input Overload CHAN1	1.38.1.1	9	<b>لا</b> ك	II	1-0076	OTINA
Front Panel Control	1.5.2.1	L	E	τ	5-0076	
Pront Panel Analog Input	1.36.1.1	9	EZ	ΙΙ	T-0076	8£INA
Front Panel Control	1.12.1.1	2	CIL	6	1-0076	
Analog Data (Serial)	1.5.2.1	8	CDE	τ	5-0076	ДИA
Power Amplifier		q	650	9	7-0076	
Y Amp Input	1.2.7.1(12)	Ĺ	11	ħ	7-0076	YAMA

.

	1.02.1.1	9	113	8	T-0076	
	1.1.20.1	ε	113	8	T-0076	
Min/max/multiply	1.1.20.1	ς	EII	8	T-0076	
Min/max Bytes WORD Mode	1.11.19.1	9	9TH	L	1-0076	ВM
WN14 272V4	T • C • 7 T • T	СТ	/0	C	11 /7-T0+6	
Extra DRAM	1.2.31.1	13	CJ	3	0401-2/n	
Add Dogred	1.9.8.1	10	99H	9	5-0046	
RAM Controller	1.11.12.1	13	[]]	7	I-0076	cana
Select	1.01.1.1	21	E78	7	T-0076	BNDS
	1.2.31.1	7	CIO	7	07-T076	
	1.12.3.1	7	60	7	u/7-1076	
Extra DRAM	1.2.31.1	ς	ĹϽ	7	070J-5\u	
CLIB	1.5.3.1	15	BS	τ	9-0076	
TDC Bus Interface	1.2.4.1	ε	C8	τ	7-0076	
Display Controller	1.31.1.1	7	717	<b>ካ</b>	1-0076	
RAM Select	1.11.1	12	KJO	7	1-0076	
Front Panel Control	1.02.1.1	12	619	6	T-0076	
Battery Backup	1.22.1	6T	BTJ	Ĺ	T-0076	
Buffered R/W	1.01.1.1	SI	E58	2	1-0076	BEM
				-		
ADC Board	1.9.5.1	Ţ	95		8-0046	
RS233 Interfaces	1.1.22.1	6'9	<b>C</b> 50	9	T-0076	
Battery Backup	1.21.1.1	, 8	KI9	<b>7</b>	1-0076	
(ph J CLN cJock)						
Delayed BAS	1.31.1.1	9	KI6	7	1-0076	BRAS
	1.1.1.2	13	H79	7	T-0076	
DWA Transfer Bus Request						ВК
17777 772 VI	T + C + 2 T + T	_	(0	C	u/Z-00 <del>7</del> 6	
Extra DRAM	1.2.3.1	6 T	CZ	3	£-0076	
ADC Board	T + 7T • T • T	-	9H	9	T-0076	
RAM Controller	1.1.12.1	10	Lll	7 ሪ		BLDS
Buffered LDS	1.01.1.1	91	E28	6	1-0076	30 1a
	1.11.1.1			918	Jola AMG	۷
Extra DRAM	1.12.3.1	6	CIO	7	u/z-1076	L
ADC Board	1.9.8.1	ヶ	9Н	9	E-0076	9
		_			* 0050	ς
DRAM Controller	1.11.12.1	ς	717	ヤ	T-0076	7
Peripheral Decoder	1.3.1.1	ς	811	Ţ	1-0076	<u>د</u>
						ን 3 ፤
EPROMs	1.1.4.1	7	6II	Ţ	T-0076	0
yqqress Space				_		
Individual Decoded Bank	1.2.1.1		LII	Ţ	1-0046	BK 0-7

22	1.18.1.1	S doliva	13	1-0076	
DC Trigger Select	1.132.1	EIS 10	13	1-0076	CDC
	1.1.1.1	-130 12	ς	1-0076	
Dynamic RAM	1.1.1.1	K53- 12	S	1-0076	
DRAM Column Addr Strobe	1.11.1	KSI 2	7	1-0076	
Calibration Input	8.18.1.1	<b>7</b> 7 <b>7</b> ₹	SI	1-0076	CAS
Calibration CHAN2	2.12.1.1	8'4 95	ΤŢ	I-0076	CVL2
Calibration Input	2.18.1.1	77 77	ÞΙ	1-0076	
Calibration CHAN1	1.1.31.3	71'1 95	ΙΙ	T-0076	CALI
Frontend Control	1.15.1.1	H3 S	II	T-0076	
Calibration System	1.1.31.3	H3 S	II	1-0076	
	1.71.1.1	H3 2	ΙΙ	1-0076	
	1.71.1.1	8 7H	II	I-0076	CALENP
Calibration System	1.15.1	6 <b>7</b> H	ΙΙ	T-0076	
Frontend Control	1.18.1.1	6 7H	ΙI	T-0076	
	1.71.1.1	6 7H	II	T-0076	
S+H Load Strobe	1.71.1.1	F18 12	9	T-0076	CALEN
	1.13.32.1	8 Moliva	13	1-0076	
LF Rej Trig Select	1.13.32.1	E15 13	13	T-0076	CACLR
	1.12.11	Switch 7	13	T-0076	
Joelect Trig Select	1.13.32.1	E17 17	13	T-0076	CAC
Calibration System	1.48.1.1	ħΗ	II	1-0076	
Frontend Control	1.1.31.3	ħΗ	II	T-0076	
Calibration Codes	1.71.1.1	ħΗ	ŢŢ	T-0076	
Calibration Codes	1.71.1.1	122	ς	T-0076	CA1-3
Memorized Select Address					
Min/max Bytes Word Mode S+H	1.91.1.1	9 9TH	L	1-0076	B\M
	1.2.2.1	B¢ S	Ţ	7-0076	
	1.2.4.1	DJ 75	7	7-0076	BXAEC
	1.2.2.1	Bt I	Ţ	7-0076	
Display DRAM Access	1.1.12.1	r12 8	7	1-0076	BXDIS
	1.18.1.1	97 7∀	SI	T-0076	
Bandwidth Control	1.18.1.1	E	I3	T-0076	BW2 bar
	1.12.1.1	84 SS	SI	T-0076	
Bandwidth Control	1.15.1.1	F3 6	13	1-0076	BMS
	1.18.1.1	Ct 56	ÞΙ	1-0076	
Bandwidth Control	1.18.1.1	E	13	1-0076	BW1 bar
	1.12.1.1	C7 72	ÞΙ	T-0076	
Bandwidth Control	1.1.32.1	8 ≥¶	13	1-0076	BAT
Extra DRAM	1.2.31.1	<b>7</b> 6ጋ	ε	u/7-1076	
Extra DRAM	1.12.3.1	61'1 50	ε	u/z-1076	
	1.5.3.1	ВЗ Т	Ţ.	9-0076	
CLIB	1.5.2.1	B2 9	Ţ	9-0076	
ADC Board	1.9.8.1	S 9H	9	£-0076	
Display Controller	1.1.1.1	7 717	<del>ካ</del>	1-0076	
RS232 Port 2	1.81.1.1	re 13	9	1-0076	
RS232 Port 1	1.81.1.1	r¢ 13	9	T-0076	
RS232 Port 1	1.81.1.1	r3 r	9	1-0076	
gnimiT M\M-m	1.21.1.1	H12 13	۷	T-0076	
Front Panel Control	1.12.1.1	6 615	6	1-0076	
Timer	1.1.24.1	6'7 (15)	6	1-0076	
Inverted Buffered Write Line	1.01.1.1	C20 7	7	1-0076	BME

	1.28.1.1	6.jiwa	13	1-0076	
Int Trig CHANI Control	1.1.32.1	EIS 3	13	I-0076 I-0076	CICI
Front Panel Data Shift Out Front Panel Control	1.122.1	CIS 5	6 ET	I-0076	CZO
Frontend Digital Control	1.1.31.2	F4 1,2	12	1-0076	
Serial Frontend Data	2.12.1.1	9 †H	ΤŢ	1-0076	CZIB
Front Panel Control	1.12.1.1	T 6H	6	1-0076	
Analog Frontend Control	$\epsilon.1\epsilon.1.1$	TT 7H	II	1-0076	
Calibration Controller	I.TI.I.t	TT 7H	II	1-0076	
Front Panel Data Shift in	1.12.1.1	∠ 6Н	6	1-0076	CZI
Sync and Line Trig	1.8.1.1	TT ZTF	τ	1-0076	
Sync and Line Trig	1.8.1.1	OT LTC	I	1-0076	
20\60 Hz Sync				9400-9B	$\mathtt{C}\mathtt{K}\mathtt{b}$
DRAM Controller	1.1.12.1	F12 15	7	T-0076	
DRAM Controller	1.1.12.1	<b>L14</b> 12	7	T-0076	
(H+S bna yalqzid					
General Clear Line (for					CLEAR
	1.1.20.1	76 15	8	T-0076	
	1.1.20.1	18 15	8	1-0076	
	1.1.20.1	ZI 6I	8	1-0076	
min/max/mult	1.1.20.1	I8 IS	8	T-0076	
min/max Load Clock					a
Multiplicator Shift Clock	1.61.1.1	8 111	7	1-0076	CKS
Data Multiplexer	1.9.8.1	BI 9,10	3	8-0076	NDIO.
2атр1е С1оск	1.6.4.1	9'E EI	7	7-0076	CKB
	1.02.1.1	7 50	8	I-0076	
20070 TO 270 TT d 72 TD 11	1.02.1.1	I3 7	8	1-0076	СКМ
Multiplicator Clock	1.61.1.1	9 III 6 III	4	1-0076	MAJ
NACTA HOTETAAA YRIII HITIII	1.1.20.1	7 711	۲ 8	T-0076 T-0076	CKD
min/max Decision Clock	1.2.3.1	GS, H1 11	2	7-0076	GND
	1.2.3.1	E3'E1 11	7	7-00 <del>7</del> 6	
	1.2.3.1	E7 70	2	7-0076	
	1.2.2.1	EJ 50	7	7-0076	
	1.2.3.1	CI IO	7	7-0076	
Display Board	1.2.2.1	DI 13	7	7-0076	CK BNE
ADC Board	1.3.8.1	01,9 IA	Ţ	€-0076	
100/20 WHZ CJOCK	1.6.4.1	KI 5'3	7		CK (Saml
1 22 20 03.001	1.2.31.1	Be 2	7	u/z-0076	
IDC CJock Divider	1.5.2.1	E SA	Ţ	9-0076	
••••	1.2.2.1	B2 3	τ	7-0076	
Display Board	1.2.2.1	Z 7¥	τ	7-0076	
	1.2.2.1	S SA	τ	7-0076	
DRAM Controller	1.1.12.1	KIt 6	<del>ካ</del>	T-0076	
DRAM Controller	1.11.12.1	KIS 6	ヤ	1-0076	
Cbn cjock	1.1.1.2	479 IS	7	1-0076	
Front Panel Control	1.12.1.1	e18 1t	6 -	1-0076	
Front Panel Control	1.12.1.1	EI7 I	6	1-0076	
8 MHz Clock	1.21.1.1	KIY 9	7	T-0076	CKbar
Main 8 MHz CPU Clock	1.21.1.1	KIY 10	<b>7</b>	1-0076	CK 8WHz
TAA TAGG (a	1.28.1.1	9 doitve	13	I-0076	ADICITY
HF Rej Trigger Sel	1.13.11	EIS II	ΣĮ	T-0076	CDCHK

Trigger System	1.8.4.1	L	3 CJ	7-0076	
Ext Trigger Select	ι.ρ.ρ.ι	6 I	ZA [	7-0076	EL
Bus Buffer	1.1.10.1	8 15	7 E78	T-0076	
gnz gnţţeı	1.01.1.1	6 8	7 E58	I-0076	
General Hardware Bus Error	1.9.1.1	9 9	S PI	T-0076	ЕКК
MKAEC	1.2.3.1	τ	5 D5	7-0076	
End of Vector Y	1.2.6.1	O 7	710 7	7-0076	EOAL
МКЛЕС	1.2.3.1	Ţ	7 D7	7-0076	
End of Vector X	1.2.6.1	ე 6	3 058	7-0076	EOAX
Interrupt Controller	1.7.4.1	ς	J Ct	7-0076	
Enable Interrupt	1.4.4.1	9	ZA I	7-0076	EI
CPU DTACK Input	1.1.1.2	01 6	7 H7	1-0076	
	1.2.31.1	3,10	5 Be	7-1076	
CPIB	1.12.21.1	στ	I E6	7-1076	
CPIB	1.5.2.1	<del>ካ</del>	J CS	9-0076	
TDC Command Register	1.4.4.1	ΙΙ	J CL	7-0076	
ADC Memory Control	1.01.8.1		e ETS	E-0076	
Display Controller	1.1.1.1		t KIE	T-0076	
EPROM Addressing	1.4.1.1		t ng	₹-0076	
RS232 Interfaces	1.81.1.1		str 9	1-0076	
DRAM Controller	1.1.12.1		ל אוב	1-0076	
J[um\xsm\niM	1.91.1.1		STH L	1-0076	
Backup RAM	1.22.1.1		7 G20	1-0076	
Front Panel Control	1.12.1.1		075	1-0076	
Cbn Bus			•		
Data Transfer Acknowledge on	1.12.1.1	8 .	6 CTS	1-0076	DTACK
Bus Buffer	1.01.1.1		7 E78	1-0076	
Bus Buffer	1.01.1.1		7 E78	7-0076	
	1.12.2.1	ə	1 02	7-1076	
Hardware DMA Bus Error	1.5.2.1	οτ	I A2	9-0076	DEKK
DRAM Controller	1.1.12.1		SIT 7	T-0076	
Display DRAM Access Demand	1.2.2.1	ÞΙ	I A2	7-0076	DDIS
•					
	1.6.2.1	S	7 Ce	7-0076	<b>ካ</b>
	1.6.4.1	10	2 F7	7-0076	ゥ
	1.6.1	6	2 F6	7-0076	<del>ካ</del>
	1.6.4.1	7	2 F7	7-0076	3,
	1.6.4.1	ΟŢ	2 F6	7-0076	ε
	1.6.6.1	ÞΤ	2 F7	7-0076	7
	1.6.6.1	11	2 F6	7-0076	7
	1.6.4.1	ς	2 G7	7-0076	τ
TDC Clock Divider	1.6.1	L	2 G7	7-0076	0
Bidirectional CPU Data Bus	1.4.4.1	Ţ	S B2	7-0076	DO-4
	1.1.32.1	S	EIA E.		
Pos Trig Select	1.13.32.1	12	3 E6		$_{ m CLb}$
•	1.13.32.1		EIA E		
Neg Trig Select	1.1.32.1	ΙΙ	3 E6		CLM
	1.13.32.1		iva £		
Line Trigger Control	1.13.32.1		3 EIS		CLL
_	1.1.32.1	1.1			
Ext Trig Control	1.1.32.1	_	3 E12		CLE
	1.1.32.1	2.1			
Int Trig CHAN2 Control	1.1.32.1	7	3 EIS	1-0076	CLCS

RAM Address Select RAM Address Select	1.61.1.1		L22 L18	ς ς	1-0076 1-0076	
toele2 prombh MAG	1.21.1.1	13	110 TJ0	タ	I-0076	
	1.21.1.1	13	KI3	7 7	1-0076	
Refresh DRAM Access	1.21.1.1	8	713 []]	7	1-0076	CKEF
RAM Address Select	1.81.1.1	+Ţ	K55	ς	1-0076	dudo
General DRAM Access	1.21.1.1	9	717	ョ ケ	1-0076	GRAM
S+H Reference Ground	1.71.1.1	9	CND	9	I-0076	GNDCAL
punoal) octoacyot H.2	1.81.1.1	SI	617	ς	I-0076	1100110
RAM Address Select	1.81.1.1	J2	F18	ς	1-0076	
toolog proabby MAG	1.1.1.1	31	F13	ョ ケ	I-0076	
Diaplay DRAM Access	1.21.1.1	8	KIO	7 7	1-0076	CDIS
Pigral was Manager	1.51.1.1	Ţ	K51	, S	1-0076	0100
RAM Address Select	1.51.1.1	Sī	r50	5	1-0076	
toolog googbby MAG	1.21.1.1	Ţ	130 F13	カ	1-0076	
Calibration Controller	1.71.1.1	6	F18	7	1-0076	
S+H DAC DRAM Access	1.1.1.1	9	KIO	7	1-0076	CCVL
SSOODY MY dd Syd H'S	1.21.1.1	+T	רוו	7	1-0076	1,02
	1.1.12.1	ξ	K13	7	T-0076	
	1.21.1.1	10	KIO	7	1-0076	
	1.1.11.1	Ţ	211	, 7	1-0076	
	1.61.1.1	-	CTI	Ś	1-0076	
CLN Bus DRAM Access	1.1.12.1	7T	K11	7	1-0076	CBNS
Frontend Gain	2.18.1.1	20	7∀	ŚĮ	1-0076	****
Gain CHAN 2	8.18.1.1	8	ς5	ΪΪ	T-0076	CRINS
Frontend Gain	2.18.1.1	20	70	ħΙ	1-0076	<b>4 2 3 3 3 3 3 3 3 3 3 3</b>
Gain CHAN 1	£.1£.1.1	ÞΙ	SĐ	π	1-0076	CAINI
BJock Decoder	1.2.1.1	+6	ктз	τ	T-0076	τ-0
-interrupt) interrupt		. 0	CLM	•	1 0070	. 0
CPU Function Code (data	2.1.1.1	+97	67H	7	1-0076	FC 0-2
otob) oboD dottomun uno	1.2.1.1	13	F13	Ī	1-0076	• • • • • • • • • • • • • • • • • • • •
	1.2.1.1	- 7	ZII	ī	1-0076	
Lsusier	1 1 1 1	-		•	, 00,0	
CPU Function Code Mode Data	1.2.1.1	8	KJ3	τ	1-0076	EC
-t-d -f-W -f-D w-f-t-w-d Mdo	1.12.1.1	7	C17	6	1-0076	0 MA sea
Analog Serial Bus	1.5.2.1	8	CDE	ī	5-0076	PA O
		-				
Front Panel Control	1.12.1.1	ς	F19	6	1-0076	S
Front Panel Control	1.12.1.1	7	F19	6	1-0076	, <del>7</del>
	1.12.1.1	, ,	813	6	1-0076	5-I
	1.5.2.1			Ţ	5-0076	S
Potentiometers	1.5.2.1		В	Ţ	5-0076	7
Switcher	1.5.2.1	9	A	2	S-0076	7
	1.5.2.1		CDE	Ţ	S-0076	<b>E</b>
¥	1.5.2.1		CDE	Ĩ	S-0076	7 I
Potentiometers	1.5.2.1	Ţ	CDE	I,	⊊-0076	
Front Panel Address Read Bus						Z-1 AA
	1.6.4.1	II	۲5	7	7-0076	
50/100 MHz Select	1.4.4.1	6	BS	Ţ	7-0076	AŦ
External Trigger in	1.55.1.1			JOE	1-0076	EXL
	1.25.1.1		svite	ε	1-0076	
External Trigger	1.28.1.1		90	10	1-0076	ELK

******	ander arms	Strope	~	~~	CT 0	,	7 0016	F7F7.1
ATAG	Mult Input	xsm\nim	1.91.1.1	OI	113	۷	T-0076	MLL
			T • ^ 7 • T • T	ታ'ፘ	715	0	T-0050	
			1.1.20.1			8	1-0076	
			1.1.20.1	Ţ	lil	8	1-0076	
			1.91.1.1	10	112	L	T-0076	
	18	eT nim\xsm	1.21.11	ς	HIT	L	T-0076	NIW
			1.91.1.1	3	110	,	1-0076	
						7		
			1.1.20.1	+1	91	8	I-0076	
			1.91.1.1	7	III	Ļ	1-0076	
			1.21.1.1	3	OII	L	1-0076	
			1.1.20.1	+1	91	8	1-0076	
ŢĢ	lt Write Enab	uM xsm\nim	1.21.1	3	HI3	۷	T-0076	WEM
			T • 0.7 • T • T	<b>4</b> T	/ C	0	T-00+6	
			1.1.20.1	+ [	ŢΓ	8	1-0076	
222			1.1.20.1	+[	ZΙ	8	1-0076	\******
Read	oduct Enable	ı¶ xem∖πim	1.91.1.1	II	HIS	L	1-0076	WEK
		M/M-m	1.02.1.1	τ	£L	8	1-0076	
		,,,,,	1.91.1.1	ī	SĪI	Ĺ	1-0076	
		M/M-m	1.02.1.1	ī	£1	8	1-0076	
		n/n ∞						
			1.91.1.1	3	9TH	Ļ	1-0076	
			1.61.1.1	I	HII	L	T-0076	
			1.91.1.1	13	719	4	T-0076	
			1.91.1.1	ŢŢ	HJS	L	T-0076	WCF
			1.28.1.1	7	witch	sei	T-0076	
	rontzatton	Line Synch	1.8.1.1	εī	711	ī	1-0076	LTR
		Bus Buffer	1.01.1.1	7	E78	7	T-0076	<b>4</b> X
	(SOU ditw los		10111	,	OOT	U	£ 0070	
Strobe		Lower Byte	2.1.1.1	8	67H	7	1-0076	PDS
-4	, wild of of	+d	6 + + +	o	0011	U	1 0070	501
			1.8.4.1	ττ	T5	ε	7-0076	
	а Епарте	Random Tri	1.4.4.1	7	ζA	τ	7-0076	II
		CPU Int In	2.1.1.1	+£2	H59	7	1-0076	
		Priority L	• • • •		• •	-		
errupt	Coded CPU Into	External	1.7.1.1	6-9	H20	τ	1-0076	Ibr O
	Decoder	Interrupt	1.7.1.1	Ţ	H20	τ	T-0076	
	rupt	Test Inter	1.11.1.1	-	Sis		Jola AMG	\TNI
		GPIB Inter	1.5.2.1	τ	CS	Ţ	9-0076	9INI
		TDC Interr	1.7.4.1	εī	SO	Ī	7-0076	INTS
		RS232-2 In	1.81.1.1	18	9T	9	T-0076	7LNI
		RS232-1 In					I-0076	
			1.81.1.1	18	7TP	9		ETNI
2022		DWA Interr	1.11.1.1	_	Sis		tola AMG	INT
12911	Interrupt Red		1.12.1.1	6	91H	6	T-0076	ILNI
		CHAN 2 Inp	1.1.31.2					IN CHYNS
	nt	CHAN 1 Inp	1.1.31.2					IN CHANI
		Time Out	1.9.1.1	7	FIZ	7	1-0076	
		CPU Halt	1.1.1.2	<b>LI</b>	H29	7	T-0076	
		(boot with						
	lt Line	General Ha	1.2.1.1	τ	LIC	τ	₹-0076	TJAH

Pos Trig Pulse	1.8.4.1 1.8.1.1 1.4.1.1	72 t	ZGG NJ-t LJ-t EBBOM	E I I	I-0076 I-0076 I-0076 I-0076	NI SOA
Address						
EPROM Program Signal or Al4		_				ьсм
	1.2.2.1	8	H	τ	7-0076	
	1.2.2.1	8	EI	T	7-0076	
Display Controller	1.1.16.1	q	070	7	T-0076	
Display End of Page	1.2.2.1	9	В¢	τ	7-0076	<b>PGDIS</b>
Display Controller	1.1.16.1	ς	KJ6	7	1-0076	
Display Board Present						ьcd
	1.2.2.1	II	SΑ	Ţ	7-0076	
	1.2.2.1	13	bΑ	τ	7-0076	
Display Board	1.2.2.1	12	7∀	τ	7-0076	
	1.11.1	13	STT	7	T-0076	
Display Data Strobe	1.12.1	9	L13	サ	T-0076	<b>PDIS</b>
, , , , , , , , , , , , , , , , , , , ,	1.25.1.1	ħ	EJ	ÓΙ	1-0076	~
Probe Calibration Level	5.15.1.1	Ĺ	75	II	T-0076	<b>b</b> Cr
ferred asiteratifeb edeng	1.1.12.1	εī	רול	カ	I-0076	104
S+H DAC Data Strobe	1.1.1.1	II	KJ0	7 7	T-0076	<b>PCAL</b>
odorta cted DAG H.2	1.61 1.1	L L	ULA	7	1 0070	IVDU
Offset Control	1.1.31.2	13	₽₩	SI	1-0076	
			gg G2	11	I-0076	OFFSET2
Offset CHAN 2	1.18.1.1	L				CEASAAO
Offset Control	2.18.1.1	13	Ct CD	7 T	T-0076	TITCLIO
1 MAHJ 192110	E.1E.1.1	Ţ	ĊΣ	11	1-0076	OFFSET
Pots Anticlockwise End	1.5.2.1	τ		Ι	5-0076	
Front Panel Neg Reference	1.1.12.1		Conn	6	T-0076	NKEL
Neg Trigger Pulse	1.8.4.1	_	əəs	3	7-0076	NEC IN
Op [d gows tar now	1071	ањ	003	C	7 0070	MI Dail
	1.02.1.1	61	6I	8	T-0076	τ
•	1.02.1.1	Ī	6I	8	T-0076	0
Lower Byte Max Load Command	1.91.1.1	•	OII	Ĺ	T-0076	WXF O-J
brown 2 boot mely added as a section	1 01 1 1		O F JL	h	1 0070	1 0 2227
	1.02.1.1	6T		8	T-0076	Ţ
	1.1.20.1	Ţ		8	T-0076	Ó
Upper Byte Max Load Command	1.91.1.1	r	otr	L	1-0076	I-O HXM
basero's boot now attend marrie	1.02.1.1	ε	011	8	1-0076	1 0 11111
	1.02.1.1	3	6I	8	1-0076	
Internal Max Read Enable	1.91.1.1	د 9	IIS	٥ د	1-0076	WXE
ofdeng broad wew fengetal	10111	9	CLL	<i>L</i> _	1 0070	AAA
	1.02.1.1	6T	8I	8	T-0076	τ
	1.02.1.1	ī	81	8	1-0076	
Load Shift Command	1 00 1 1	٠	U.L.	U	1 0070	•
Lood Shift Commond	1.91.1.1		OII	L	1-0076	T-0 JNM
Toma But Win Lood Willt Can	10111		011	_	1 0070	1 0 1117
	1.1.20.1	61	81	8	T-0076	τ
	1.1.20.1	O I	8L	8	T-0076	0
Load Shift Command	1 00 1 1	ı	ŌΙ	J	i 0070	J
Upper Byte Min Load Mult CTE	1.1.11		110	۷	1-0076	T-O HNM
TIME AT MEN AND TORUST	1.1.20.1	ε	81	8	1-0076	r O man
уева	1 00 1 1	Č	OΤ	Ü	F 0070	
Internal Min Product Enable	1.21.1	8	IIS	L	1-0076	WNE

-	1.12.3.1	3	BS	7	u/7-0076	
	1.5.2.1	Į	BJ	τ	9-0076	
	1.5.2.1	Ţ	SΑ	τ	9-0076	
	1.4.4.1	7	75	ī	7-0076	
	1.2.2.1	7	Lrans		7-0076	
Display Board	1.2.3.1	τ	7D	ī	7-0076	
Display Board	1.2.2.1	ť	SA	ī	7-0076	
Display Controller	1.1.16.1	+1	73 FJ6	サ	1-0076	
RAM Controller	1.12.1.1	72	717		1-0076	
Telfortgon MAR				7		
12110121100 11171	1.6.1.1	II	KIZ	7	T-0076	
RAM Controller	1.1.12.1	カ	KIt	7	T-0076	
RS232 Interfaces	1.81.1.1	10	К8	9	1-0076	
	1.9.1.1	6	SIL	7	1-0076	
Front Panel Control	1.12.1.1	12	F19	6	T-0076	
Front Panel Control	1.12.1.1	13	FIZ	6	1-0076	
General Reset	1.1.1.2	81	429	7	1-0076	RESET
(TJAH						
General Reset Line (Boot with	1.2.1.1	7	717	τ	T-0076	KEZEL
ADC Board	1.3.2.1	7	SA	τ	£-0076	
100/50 MHz Select	1.6.4.1	9	KJ	7	1-0076	RATE
•	1.1.14.1	7	-r30	S	1-0076	
Dynamic RAM	1.1.14.1		K23-	Ŝ	T-0076	
DRAM Row Address Strobe	1.21.1.1	6	K51	7	1-0076	SAA
i ib (ii) a maa		v	1022	•	, 0070	
	1.01.4.1	τ	DS	<del>ን</del>	7-0076	
Post/pre Trig Select	Ι.4.4.Ι	ς	≥A	τ	<del>ታ</del> -00ታ6	PRT
Ŷ				_		
Timer	1.12.1	+9	CID	6	T-0076	L
Display Controller	1.1.16.1	s'ī	۲۲۱	7	T-0076	9
Display Controller	1.1.16.1	7	KT9	<b>ን</b>	1-0076	9
psitery backup	1.1.22.1	+7	620	L	T-0076	ς
gnimiT xsm\niM	1.21.19.1	ゥ	STH	L	T-0076	ካ
RS232 Interfaces	1.1.18.1	カ'ι	ГIO	9	T-0076	5 5
RS232 Interfaces	1.1.18.1	6T	F3	9	T-0076	3
RS232 Interfaces	1.11.18.1	<b>カ</b>	212	9	T-0076	3
Front Panel Control	1.1.20.1	τ	<b>C</b> 50	6	1-0076	7
Front Panel Control	1.1.20.1	13	619	6	T-0076	7
Front Panel Control	1.02.1.1	10	619	6	1-0076	7
	1.6.4.1	7	80	τ	7-0076	7 1
	1.5.2.1	εī	SA	τ	9-0076	Ó
	1.5.2.1	SI	ÍΑ	ī	9-0076	0.
	1.5.2.1	T	ÍΑ	ī	9-0076	0
Peripheral Decode	1.3.1.1	L	811	ī	1-0076	PR 0-7
		τ	OIT	ī T	5-0076	<u>د</u> ٥ م م
Pots Clockwise End	1.5.2.1		шиоо			JETNI T
Front Panel ref +5 V	1.12.1.1		Conn	6	I-0076	PREF
Probe Calibration Output	1.2.1.1			Front		PROBECAL
	1.25.1.1	9	EI	TO	I-0076	and i
	1.1.32.1.1	ε	E6	13	1-0076	PRCAL

00	1.1.32.1		switch		1-0076	
CHAN 1 Trigger	1.18.1.1	шЭ	610	カレ	1-0076	TCHI
Trig to 9400-4 TDC	1.1.32.1		r əə2		1-0076	T
ADC Board	1.1.8.1	S'7	BJ	ξ	8-0076	
Sample Sync	1.6.1	5'7	£Ι	7	<del>7</del> -0076	SXNC
Display Board	1.2.3.1	7	ВS	Ţ	7-0076	
Display Line Synchronization	1.8.1.1	13	KJZ	7	T-0076	SIDIS
sDAG Y bas X	1.2.3.1	TO	DI	7	7-0076	
Start Vector	1.2.2.1	6	ΒŢ	Ţ	7-0076	ZLAEC
Min/max/multiply	1.1.20.1	II	60	8	T-0076	
gnimiT xsm\niM	1.91.1.1	ς	SII	L	1-0076	
Signed Mult CTE	1.91.1.1	8	НТО	Ĺ	T-0076	SZE
RAM Sequencer	1.21.1.1	OT	r10	7	1-0076	
5 AV C	1.21.1.1	ī	r50	S	T-0076	
	1.51.1.1	8	K51	ς	1-0076	
	1.81.1.1	Į	F21	ς	T-0076	
RAM Address Select	1.81.1.1	T	CSI	5	1-0076	
		L	100	ש	1 0070	
Address Address	T • 77 • T • T	27	CTN	_	T-0056	ЗИС
Select DRAM Row Col Mux	1.11.12.1	17	K13	<u>ታ</u>	T-0076	Jas
	c10			5	1-0076	TUTC
ORed Interrupt Request	1.7.1.1	7[	HSO	Ţ	T-0076	INIS
Front Serial Data Shift in	1.12.1.1	3	CIJ	6	τ-0076	NIS
Signed Multiplicator	1.1.19.1	ς	9TH	_	T-0076	ZEX
Frontend Control CHAN2	1.1.31.2	8	F12	12	T-0076	
Frontend Control CHAN1	2.18.1.1	6	4F.	12	T-0076	
Front Panel Control Clock	£.1£.1.1	L	ÞΗ	II	T-0076	2CKD
Front Panel Control	1.1.20.1	7	6H	6	1-0076	
Analog Frontend Control	E.1E.1.1	10	ÞΗ	II	T-0076	
Calibration Controller	1.71.1.1	οī	ÞН	II	T-0076	
Front Panel Shift Clock	1.12.1.1	9	EI7	6	T-0076	ZCK
•	1.4.1.1	ε	6TI	τ	T-0076	
Bus Buffer	1.01.1.1	ς	E78	7	T-0076	
(stab		-		•		
Read Write CPU Bus (dir of	1.1.1.2	6	H29	7	T-0076	M/
Trigger System	1.8.4.1	9	CJ	ξ	7-0076	
Interpolation TDC	1.4.12.1	Ĺ	7¥	7	<del>7</del> -0076	
Ready	1.8.4.1	8	E3	ξ	7-0076	X
pd	1.1.12.1	οτ	717	7	T-0076	
		7	KIS	7 7	T-0076	
	1.1.1.1				T-0076	
7277272400 44714	1.1.1.1	ς	KIS	<u>ታ</u>	I-0076	
DRAM Controller	1.1.1.1	Ţ	KII	7		
Calibration Controller	1.71.1.1	OT	F18	9	1-0076	ппол
Internal DRAM Select	1.1.12.1	7	KIS	<b>7</b>	T-0076	KZEL
	1.7.4.1	7	90	Ţ	7-0076	_
Enable Int Roll Mode	1.4.4.1	SI	ζA	Ţ	7-0076	I
	1.7.4.1	3	E¢	Ţ	7-0076	5
	1.4.4.1	6	90	Ţ	7-0076	5
	1.4.4.1	ς	90	Ţ	7-0076	2
	1.21.4.1	τ	ВУ	ς	7-0076	7
	1.21.4.1	6I'I	БЯ	ς	7-0076	Į
	1.4.12.1	II'I	В¢	<del>ካ</del>	7-0076	0
Read Functions	1.4.4.1		82	τ	<del>ታ</del> -00 <b>7</b> 6	RF 0-3
· · · · · · · · · · · · · · · · · · ·	•					

	*2.8.2.1	Э	۷٥	7	7-0076	
	*2.8.2.1		50	7	7-0076	
Integrator	*2.8.2.1		70	, 7	7-0076	
Y Velocity	1.2.2.1	7	EJ	7	7-0076	ΛX
ma; octon A	2.3.2.1	Ö	770	ξ	7-0076	
	2.8.2.1	-	020	ε	7-0076	
X Integrator	2.3.2.1		610	ξ	7-0076	
		7	63	7	7-0076	ΛX
X Velocity	1.2.3.1	7 7.1	H79	7	1-0076	ΔII
GG2 70011 TD 7014 TD 7	2.1.1.1	16	noo	C	1 0070	
Peripheral Address	T.C.T.T	**	CTI	т.	T-0056	ΑΨV
Valid 68000 Mode Interrupt	1.2.1.1	II	r13	τ	T-0076	MDV
	~^^~	_	020	****	T-00+6	
	1.1.101.1	3	E78	7	1-0076	
(word transf with LDS)				_	- 0016	240
Upper Byte Data Bus Strobe	1.1.1.2	L	479	7	1-0076	nds
	1.25.1.1	6	EJ	10	1-0076	71
	1.1.24.1	Ţ	LΉ	6	T-00 <b>7</b> 6	ÞΙ
	1.12.1	6	EI6	6	ፒ-0076	ÞΤ
	1.1.13.1		P50	ς	T-0076	72-14
	1.71.1.1		175	ς	1-0076	12-14
Derived Clocks	1.21.1.1		K50	<del>り</del>	T-0076	T 12-15
	1.12.1	II	τĮΤ	7	1-0076	II
	1.12.3.1	9	ςp	٤	u/7-1076	6
	1.2.21.1	Ī	ВТ	Ē	u/7-1076	6
	1.2.31.1	π	ÍA	7	070J-5/u	8
	1.1.12.1	3	רול	カ	1-0076	8
Derived Clocks	1.21.1.1	·	KI8	7	1-0076	TT-7 T
pylool'y bowing	1.21.1.1	13	K18	, 7	T-0076	, , ,
2 MHz Clock	1.21.1.1	9	KIY	ヶケ	1-0076	£T
7 MHz Clock	1.21.1.1	13	KIY	ゥ ヤ	1-0076	TZ
AOOLD THM A		Ş	BIS	T3	1-0076	Cui
22002711 9777 80G	1.132.1			II		LKICTO
Low Trig Threshold	E.1E.1.1	8	Gt DTD		1-0076	OISTOR
9	1.1.32.1	8	BI3	13	1-0076	THETTI
High Trig Threshold	£.1£.1.1	ÞΙ	75 777	II	1-0076	LEICHI
Neg Trig to 9400-4	1.132.1	7	EIA	EI	1-0076	IK bar
Triger System	1.8.4.1	οτ	К8		7-0076	
Pos Trig to 9400-4	1.1.32.1	ε	EIA	13	1-0076	$\mathtt{AT}$
	1.1.3.1	3	116	Ţ	T-0076	
(disable auto reboot)						
Test Mode for 4928 Tester	1.11.1.1	દક	slot	ε	AMG	LEZL
	1	13	Ct	7	<del>ታ-</del> 00 <b>ታ</b> 6	
A and B Delay	1.01.4.1	τ	70	7	7-0076	
Interpolation TDC	1.4.12.1	71	Þ٧	7	7-0076	
Trigger System	1.8.4.1	ゥ	ታጛ	3	7-0076	TD
Power on Reset	1.2.3.1	6	717	τ	1-0076	
	1.31.1.1	12	917	ħ	1-0076	
	1.31.1.1	7	KJ6	7	1-0076	
Clear State Abort	1.31.1.1	Š	917	7	1-0076	LCL
L C C C C C C C C C C C C C C C C C C C	1.28.1.1		switch		1-0076	
CHAN 2 Trigger	1.18.1.1	Em	-	SI	1-0076	<b>TCH</b> 5
	, , , , , , , , , , , , , , , , , , ,	_				-

	Analog Power Analog Power	1.61.4.1 1.91.4.1	ιτ 'n	ΔI	9 9	サ-00サ6 サ-00サ6	Λ 2Ι- -15 Λ
	Aprilog Dollor	. 0. / .	,		,		
	Analog Power	1.75.1.1	ino	EII	91	T-0076	775 V
	Analog Power	1.78.1.1	ont	F10	91	1-0076	Λ 21+
	Analog Power	1.78.1.1	no	ЕТО	9T	1-0076	ν ε-
	Analog Power	1.75.1.1	ano	ero	91	T-0076	V £+
	Z Cutoff	1.1.7.1		guon	τ	<del>4-007</del> 6	SC
	Z DAC Output	1.2.2.1	7	23	7	7-0076	Z
	, , , , , , , , , , , , , , , , , , , ,	1.01.8.1	II	9Н	9	€-0076	
	ADC Slot Select	1.11.1.1	c15	ļ	ola DOA	T-0076	XX
	Y DAC Output	1.2.3.1	7	79	2	2-0046	Y
		1.01.8.1	7	9Н	9	8-0076	
	ADC Slot Select	1.11.1.1	Tis	10	ADC sl	T-0076	XX
	X DAC Output	1.2.3.1	2	79	2	7-0076	Х
		1.2.4.1	ot	CS	7	7-0076	MLAEC
	1	EOAX sug EOA	SB	Same	3	7-0076	MKAEC
	Write Functions	1.6.2.1		C8	τ	7-0076	ME0-3
Write Strobe	DRAM Upper Byte /	1.1.12.1	3	K51	7	1-0076	MEN
	DRAM Lower Byte V	1.1.12.1	۷	K51	<b>7</b>	1-0076	MEP

This section lists the buses of the  $9400~\mathrm{DSO}$  and their sources and destinations to board level and page number of schematic.

Min/max/mult	8	T-0076		51-0	
Min/max/mult timing	L	1-0076		1 22-23	
ряскир кАМ	L	I-0076		L-0	
RS232 interfaces	9	1-0076		ST-8	
DKAM	ς	I-0076		97-0	
Display controller		T-00 <del>7</del> 6		1-0	
TDC slot	<b>ታ</b> ይ ይ	1-0076		SI-0	
Jola AMO	ε	T-0076		ςτ-0	
stole SUA	ξ	T-0076		91-0	
Terminations	7	1-0076		51-0	
Data buffer	7	T-0076		51-0	
ffered) of the 68000 CPU		Data br		ST-0	BD
1140 00000 (1.3 11.33	.,	•			
Extra RAM	ε	2-1046		71-2	
Extra RAM	7	7-1046		8T 6	
CPIB board	τ		Ţ	9-5 8-1	
CPIB board	τ			9-5 6-1	
TDC board	ŧ	7-0076	-	2-t	
ADC boards	Ž	€-0076		SI-7	
ADC boards	9	£-0076		£-1	
Front panel logic - see FA	6	T-0076		S-I	
Васкир КАМ	Ľ	I-0076		11-1	
RS232 interfaces	9	T-0076		1-3	
RAM address select	Ś	T-0076		9T-T	
DMA slot	٤	T-0076		1-23	
, E 17/10	Ü	. 0070		•	
ered) of the 68000 CPU	(pnţţ	ddress bus	7	£2-1	AA
Front panel board	τ	S-00 <del>7</del> 6		97-88	
Probe calibrator control	Oτ	T-0076		97	
Тетретатите теазитете	6	I-0076		<b>ታ</b> ታ	
Trigger signal	13	T-0076		7 ን	
50 ohm overload detection	TT	T-0076		38-40	
Front panel logic	6	T-0076		97-88	
		ind front pa	9		
g data from frontend	_			38-46	INA
Adress buffer	7	1-0076		1-23	
98000 СБЛ	2	T-0076		1-23	
Peripheral decoder	ĭ	T-0076		8T-9T	
Ebbons	Ī	T-0076		71-1	
Address space bank decoder	τ	T-0076		12-61	
fered) of the 6800 CPU	-		A	1-23	A
HED OOD THE ST CETTER	, ,		•	00 2	•

```
Attenuation
                           Þ∀
                                SI
                                     T-0076
                                                      87-97
          Attenuation
                                                      87-97
                          LI5
                                15
                                     T-0076
            Relays Couplings
                                     1-0076
                                                      21-23
                                SI
            033-35 Couplings
                                15
                                     I-0076
                                                      21-23
          Attenuation
                                                      81-91
                                ħΤ.
                                     I-0076
                           C¢
          Attenuation
                                7.T
                                     T-0076
                                                      8T-9T
                            Ъt
            Relays Couplings
                                7I
                                     T-0076
                                                      11-13
             Couplings
                        E-10
                               77
                                     T-0076
                                                      11-13
       Frontend Attenuation and couplings
                                                      11-28
                                                                Э
                                ε
                    Extra RAM
                                     7-1076
                    Extra RAM
                                7
                                     7-1076
                    TDC board
                                T
                                     7-0076
                   ADC boards
                                9
                                     €-0076
           Front panel logic
                                6
                                     I-0076
          Display controller
                                     I-0076
              CJock Renerator
                                     T-0076
    Buffered memory controls
                                     I-0076
                                7
                     BYS BIDS BIDS BKM BMK
                                                               BT
            Front panel Logic
                                6
                                     I-0076
         Min/max/mult timing
                                     1-0076
                   васкир кАМ
                                L
                                     1-0076
               RAM controller
                                     I-0076
  BACK BATT CK HALT RESET SYDIS TCL T2-15
                                                               BZ
Bank and peripheral decoders
                                     I-0076
                     BK and PR for details
Banks and peripherals BK + PR - see under
                                                             BKbB
                    Extra RAM
                                7
                                      7-1076
                                                          L
                                                          L
                     JOL2 AMU
                                ε
                                      I-0076
                   ADC boards
                                                          9
                                9
                                     €-0076
                                                          9
                    ADC slots
                                ٤
                                      I-0076
                        Spare
                                                          ς
              Data bus buffer
                                7
                                     I-0076
                                                          7
              DRAM controller
                                                          7
                                      I-0076
                                                          ε
           Peripheral decoder
                                τ
                                      1-0076
                        Spare
                                                          7
                        Spare
                                                          τ
              Data bus buffer
                                7
                                                          0
                                      I-0076
                        ELKOWS
                                Ţ
                                      1-0076
                                                          0
                 Bank decoder
                                I
                                      I-0076
                        yqqxeza absce psuka
                                                      L-0
                                                               BK
                    Extra RAM
                                ε
                                                       51-0
                                      7-1076
                   CPIB board
                                τ
                                      7-1076
                                                       ST-0
                   GPIB board
                                Ţ
                                      9-0076
                                                       ST-0
                    TDC posrd
                                      7-0076
                                                       51-0
                                Ţ
  ADC boards a20-27 + c20-27
                                9
                                     €-0076
                                                       51-0
                         Timer
                                6
                                      I-0076
                                                       51-0
Front panel logic - see FD/V
                                      1-0076
                                                       11-0
```

00000 03 S2HIT 3HT 7 I-00b6	2-0	
9400-1 Int lines from int decoder 9400-1 Z Int lines to 68000	2-0	
Encoded interrupt bus	2-0	Ibr
9400-1 3 Test slot	L	
8701-2 I CLIB postd	9	
9400-6 1 GPIB board	9	
6700-1 3 CLIB STOF	9	
9400-4 I TDC board	ς	
9400-1 3 IDC slot	ς	
9400-1 6 RS232 interface port 2	7	
9400-1 6 RS232 interface port 1	3	
Jola AMG E 1-0049	2	
9400-1 9 Front panel logic	τ	
9400-1 Interrupt decoder	, *	7.77
Interrupt lines	7-1	INI
nance round 20011 7 C-0046	ττ-0	
9400-1 9 Front panel Logic 9400-5 2 Front panel board	11-0	
Front panel data Pront panel logic	11-0	ŁD
steh fanca taosa	11 0	ua
8700-1 S Bank decoder control	1-0	
9400-1 1 Bank decoder control	1-0	
fortron referred to to 0000	1-0	ьc
9400-5 l Front panel board	5-1	
9400-1 9 Front panel address	5-1	
Front panel address	2-1	$\mathbf{F} A$
9400-1 5 RAM address select	71-14	
9400-1 4 Display controller	カエーエ	
Address bus for display controller	ケエーエ	Αd
	<b>6</b>	
9400-1 2 Data buffer	51-0	
6400-1 7 68000 CPU	21-0	
6400-1 1 EDKOWS	0-12	П
Data bus (unbuffered) of the 68000 CPU	51-0	D
9400-1 9 Front panel serial data line	0	
9400-1 15 9400-1 15	87-17	
9400-1 14 Frontend hybrids control	81-11	
9400-1 12 Digital frontend controller	81-11	
Frontend controls	11-28	SO
9400-1 6 Calibration DAC	11-0	
9400-1 5 Calibration register	0-15	
Digital data for calibration system	0-15	CD
9400-1 6 Calibration DAC		-
9400-1 5 Calibration register		
ACAL GNDCAL CA CALEN CD		CAL
0		
9400-1 Il Analog frontend control	*	
9400-1 5 Calibration register	C-T	CA
Address bus for analog frontend control	£-1	٧٧

nt panel and calibration ADC for front panel/frontend Data bus for PD to front panel		Data fo 9400-1 9400-1	11-0 11-7 51-0	Λ
sbraed 8-004 op 9400-9 ADC and TDC slots ADC boards TDC board	теот 5 7 5	9400-1 9400-3 9400-3 9400-3	SI-S SI-S SI-S	AT
Clock generator Calibration register Probe calibrator Timer	6 OI S 7	T-0076 T-0076 T-0076 T-0076	77-17 17-17 17-17	L
RS232 select/buffer RS232 port l RS232 port 2	9 9 9	RS232 data 9400-1 9400-1	L-0 L-0 L-0	S
Bus buffer Calibration register DRAM Display slot Display board	7 5 5 7	9400-1 9400-1 9400-1 9400-1 9400-1	SI-0 SI-0 SI-0 SI-0 SI-0	ВК
saing Peripheral decoder RDC slot TDC board Front panel logic RS232 interfaces Min/max/mult timing Backup RAM Display controller Timer	6 I E I	26.218.34 20.00 1-00.49 20.00.49 20.00.49 20.00.19	2 9 5 7 6 7 1 1 4	ЯЗ
tlum\xsn Min\max\mult		Data bus for 1-0046	SI-0 SI-0	WD
nax/mult circuit Min/max/mult circuit Adress bus RAM address select DRAM address pins	2 e pəxə 8	9400-1 DRAM multiple 9400-1	51-0	TD T
l address select RAM address select			۲-0 ۲-0	ΡΥ

## 1.23.1 Introduction

This section is a simple description of the GPIB interface as an aid to understanding the interface in the 9400 DSO: it is not intended as a complete specification of the system.

The GPIB system is designed for the interaction of a number of interacting devices, which may transmit or receive information as required. The system includes data lines over which the actual data are sent, bus management lines for control, and handshake lines to ensure correct acceptance of data at the right destination. The main features of the bus are summarized below:

Maximum number of devices 15 20 meters or 2 meters or 2 meters per device, 3 meters per devic

Note that more than half of any connected devices must be powered up, even if they will not be used.

	ν 4.0+ ν ε.ε+	Active level Inactive level
Service request Attention Remote enable	SRQ АТИ КЕИ	
End or identity Interface clear	IEC	Bus management lines
Data available Not ready for data Not data accepted	NDVC NKŁD DVA	Handshake lines
DIO 1 to 8	8	Data lines

Note that all signal lines are active low, and that they are wire 0 Red to allow participation by all devices.

In addition, there are 8 ground lines, making a total of 24 lines. A diagram of the connector will be found in Section 4, Connectors and Cables.

In order to allow satisfactory interconnection of several devices the

- Enabling any device to transmit data
- Preventing any device from transmitting data
- Enabling any device to receive data
- Preventing any device from receiving data
- Transmitting data to a specific device
- Ensuring that transmitting takes place only when reception is
- bossiple
- Enabling any device to request servicing
- Identify type of data to be sent

Any device can be activated into the "talk" or "listen" state, and can be de-activated by the commands "untalk" and "unlisten". Also a device can be a "controller".

Ţ	controllers	cnrrent	10	unmper	Maximum
ÞΙ	listeners	cnrrent	ło	number	Maximum
Ţ	talkers	cnrrent	ło	unmper	Maximum

## Function of bus lines:


- DAV Data AVailable; talker says the data on the line are valid.
- NRFD Not Ready For Data; listener says it is not ready for more data. All listeners must release the NRFD line, i.e., let it go high, before talker can send.

- NDAC Not Data Accepted; listener says it has not yet accepted the data. Talker must hold all data lines steady until all listeners have released this line, i.e., it goes high.

Clearly, the NRFD and NDAC are easy to implement by a wired OR system, so that any one device asserting the signal prevents progress to the simple timing diagram is given in  $\langle 1.1.23.1 \rangle$ , and another way of presenting the system is given in  $\langle 1.1.23.1 \rangle$ , and another way of presenting the system is given in  $\langle 1.1.23.1 \rangle$ .

The bus management lines function as follows:

- EOI End Or Identify; talker sends this with last byte of a block transfer to indicate last byte. Also used with ATM to parallel poll devices for their Status Bit.
- IFC InterFace Clear; places the GPIB system into a quiescent state.
- SRQ Service ReQuest; any device can send it to the controller to indicate need for attention, and to request interruption of current operations.
- ATM ATteNtion; controller sends this to specify whether DIO lines are to be used for interface messages, e.g., addressing, or for
- REW Remote EWable; selects a device as being under local or remote control
- Addressing of the devices on the GPIB bus is made by a switch which can select values from 0 to 30.
- For more detailed information on the GPIB bus consult a specialized
- The principles of GPIB are quite simple the system must wait for all users, and lines are wire ORed so that all can pull the lines down.
- The handshake sequence is illustrated in two ways. In <1.1.23.1> the signal waveforms are sketched, while <1.1.23.2> is a flowchart.




DATA BYTE TRANSFER IN GPIB IEEE-488

# Figure 1.1.23.1

The handshake timing sequence proceeds as follows:

.f-i roi sA	٤٦
pulling NDAC low for the next cycle.	
The listeners one by one accept this, the first one	77
.bilav	
The source sets DAV high to show this byte is no longer	£3
one lets MDAC go high.	
The listeners one by one accept the data, and the last	73
show it is no longer ready for a new byte.	
The first listener to accept the data pulls down NRFD to	ĮĴ
Sources pulls down DAV to validate data.	01
allows NRFD to go high.	
Acceptors one by one become ready for byte. Last one	[-j
the next data byte on the data lines DIO1-8.	
The source checks for presence of listeners and places	Preliminary

HANDSHAKE TIMING SEQUENCE IN CPIB IEEE-488



# CHAPTER 2

# TEST, ADJUSTMENT, CALIBRATION, FAULT FINDING and REPAIR

# Table of Contents

səxoq	the squares or	this chapter, screen "division" refers to five small divisions.	
		:	Note
		* **. *	ን ፡ ታ ፡ ሪ.
			2.4.2
		ヤー00ヤ6 ケ	7.4.6
		V 00.0	2.4.2
		•	p . ይ
		T-0046	2.4.1
		Adjustment Procedures for the 9400	4.2
		9400-9 and Power Supplies	2.3.9
			7.8.2
			2.3.2
		Fault Finding on Individual Boards	5.2
		Abnormal Control Response	2.2.3
			2.2.2
			2.2.1
		sizongaid bna smojqmy2	2.2
		Basic Performance Test Procedure	1.2
		Introduction	0.2

This chapter is intended primarily for those who may have to test, modify, upgrade or repair a 9400 in the field, i.e. without the specialized test gear which is available at the large LeCroy offices. It will be assumed that the reader only has the normal electronic workshop facilities, but he should have the use of the following:

- Tektronix 485 analog scope or other fast scope
- Good FET probe for the above
- Function generator
- EHT dummy load or safe receptacle for an EHT cable

Because of the complex nature of the 9400 the provision of an exhaustive diagnostic system is not feasible: what is provided here is an attempt to give enough guidance to locate a fault to the correct board, and perhaps to pin-point the fault in easy cases. The arrangement of the boards within the 9400 <5.0.2> means that access to parts of the 9400-2 and 9400-3 boards is impossible, as is access to any part of the 9400-4. The two 9400-3 boards can, of course, be interchanged for test purposes, but should generally be replaced afterwards.

To make best use of this chapter, reference to the appropriate section of Chapter 1, the functional description, may be needed.

The usefulness of this chapter could be increased as more 9400s are delivered, if anyone who has useful ideas will send them to LeCroy SA or LeCroy Corporation for forwarding. Although in principle the standard repair report is a source of data on faults, it does not normally carry many details of procedures.

#### BASIC PERFORMANCE TEST PROCEDURE

## 2.1 Introduction

This chapter describes 9400 tests which require the use of LeCroy software. The 9400 software includes a small number of test routines which can be controlled from the front panel - these are described in Section 2. Because the system is easy to use, only a few of the operations are described in detail in this section.

# 910M

The following sections apply only to versions V2.0 and higher. If your right-hand corner of the "Memory STATUS" display page), please ask your cight-hand corner of the "Memory STATUS" display page), please ask your

For further information on the comprehensive software package CALSOFT (order code CSO1, CSO2) for 9400 adjustment and calibration, refer to the CALSOFT operator's manual.

# no-nruT 1.1.2

- Check that the correct line voltage is set on the rear-panel power connector.
- S. Check the following:
- a) that the display comes on after about 10 sec.
- b) that the display is stable (if traces are displayed, turn them all off).
- c) that the range of INTENSITY and GRID INTENSITY is reasonable.
- 3. Wait about 10 minutes for the 9400 to reach a stable temperature.

This test verifies that the front-end components, ADC and power supplies operate correctly. Low frequency noise may be observed if any of the power supplies oscillate.

- 1. Turn on the Channel 1 and 2 traces, turn the others off.
- 2. Set the 9400 so that a single grid is displayed on the screen.
- 3. Set the controls of the 9400 as follows:
- a) Input coupling: I MM, DC (Channels 1 and 2)
- b) Fixed gain: 5 mV/div (Channels 1 and 2)
- c) Variable gain: 1 (Channels 1 and 2)
- d) Trigger Slope: pos. or neg.

of .matfauon

Coupling: DC

Delay: zero

4. Setting the time base to 10, 5, 2, 1, and 0.5 msec/div in turn, check:

- a) that the displayed waveforms are constant bands less than 2/5 of a vertical division wide.
- b) that there is no discernible periodic structure.
- 5. Using the offset control, move the Channel 1 and Channel 2 traces slowly through the entire range and check that there is no change in the displayed trace. This is best seen by displaying only one trace at a time.

### Solution to Problems

If there is a low frequency structure of the order of 1 kHz, check the following:

a) Is the lower RF-shield of the front-end correctly installed? In some of the older versions, the screw head which holds the right-hand front foot of the lower 9400 cover may push the RF-shield towards the 9400-1 main board, creating shorts circuits. Verify that the absence of the lower 9400 cover has no effect on the noise problem.

b) Have any of the 4 supply voltages oscillations of more than 50 mV (peak-to-peak) amplitude in the frequency range of 50 Hz to 200 kHz (check for time-base settings 10 msec/div). If this is the case, the power supply must be repaired. Note that power supply oscillations may occur particularly at high temperatures (use a heat gun to verify a repair).

2.1.3 Offset

# 1. Set up the 9400 as follows:

- a) Channel 1: on (turn off all the others)
- vib\vm c :vib\zilov (d
- c) Time base: 10 msec/div
- d) Trigger Mode: Norm
- Source: Line
- 27obe: Pos. or neg.
- Input set to GND
- 2. Switch the bandwidth limit on and then off again to calibrate both channels.
- 3. Center the trace in the middle of the screen.
- 4. Switching between a) 1 MQ: DC and GUD,
- p) 20 &: DC snd GND,
- c) 50 A: AC input and GND,

spproximately 1 mV.

- 5. Repeat steps 1 through 4 with Channel 2 on and Channel 1 off.
- 6. If any channel fails the offset test, measure the input impedance in the 1 MM and 50.5 M DC modes with an ohmmeter. The readings should be within 1%.

Y.1.4 Front-end Check

# 1. Set up the 9400 as follows:

- a) Channel 1 on, (all other traces off)
- b) Trigger Source: Ch 1,
  Countries
- Coupling: DC coupling
- Wode: norm
- Delay: 0
- trigger level: 0.00 div.
- Slope: negative or positive

c) Channel 1: Volts/div: 1 V/div,

Signal coupling: 50 2 Time base: 0.1 µsec/div.

- output) to CH 1. 2. Connect a 6 V p-p 1 MHz square wave from a function generator (50 \Omega
- 3. Set the interleaved sampling mode on.
- 4. Check the following:
- (e.g. + 20%) overshoot. On the rising and falling edges there should not be a large
- set to 0.1 V/div. 5. Repeat step 4 using a 600 mV p-p signal with Channel 1 Volts/div
- to 10 mV/div. 6. Repeat step 4 using a 60 mV p-p signal with Channel 1 Volts/div set
- 7. Repeat steps 1 through 6 for CH 2 (trigger source CH 2).
- steps 1 to 7 for both channels using these new settings. terminator and set the 9400 to 1 MQ input, DC coupling. Repeat 8. When both channels have been checked at 50  $\,$   $\Omega_{\rm s}$  use an in-line 50  $\,$

#### Preparation for Internal Tests 2.1.5

to further modify the display, if required. histogram. You may nevertheless use the manual controls of "EXPAND A" cally expands the display and centers it on the newly acquired "EXPAND A". When each individual test is performed, the 9400 automatiand the 9400 is set to display the expansion of Memory C under trace menu is entered (see Section 7), the entire Memory C buffer is cleared accessed through the (expanded) display controls. Whenever the test results of which are stored in reference memory C, sud normally The 9400 is capable of executing a number of autonomous tests, the

#### Entering the Internal Test Menu 9.1.2

- button until this is the case. should appear to the left of the grid. Otherwise push the "Return" 1. Ensure that the 9400 is in the "root" menu, i.e. only "Main Menu"
- pressed, push the top button, "Main Menu". The "Test Modes" menu 2. While keeping the lowest menu putton (the one above SCREEN DUMP)

sponjq sbbesr.

3. To make sure that the 9400 triggers, set the trigger controls as follows:

Trigger source: LINE Trigger mode: NORM

This ensures that the front-end is recalibrated whenever the input conditions are modified during the following test procedures.

#### 2.1.7 Internal TDC Calibration

The 9400 calibrates the 10 psec time interpolator on the 100 MHz time base when the time base is modified. If this calibration fails (i.e. one of the peaks described below is missing), this may give rise to "jumps" in the display of INTERLEAVED waveforms at intervals of 10 nsec.

- 1. Push the fourth soft key "TDC-Cal, int. trig.". Within less than a second, the distribution displayed in the upper screen picture in Pigure 1 should appear.
- 2. Check that the distribution contains 2 peaks, each at least 2 vertical divisions high.
- 3. Use the Position knob to center the left-hand peak on the display.
- 4. Turn the Time Magnifier knob clockwise to expand to 5 psec/div.
- 5. Check that the width of the distribution is more than I horizontal division.


6. Repeat steps 3, 4 and 5 for the right-hand peak.

# Solution to Problems

If either peak is missing or is too narrow, adjust the timing capacitor (TEST DLY ADJ) on the 9400-4 time-base card as follows:

- 1. Remove the top cover.
- 2. Locate the capacitor which is about 2 inches below the rear edge of the 9400-8 timing bus card.
- 3. Turn the capacitor 1/8 of a turn either way and check its effect by redoing the measurement, i.e. by pushing "TDC-Cal, int. trig."

INITIAL AND EXPANDED TDC TEST WAVEFORM



This test allows the user to check whether the dynamic range of the programmable input amplifiers is sufficient. If it is not, the 9400 cannot calibrate itself correctly, and the ground line jumps when the bandwidth limit is switch on and off.

- 1. Set the bandwidth limit OFF.
- 2. Set the Channels 1 and 2 VOLTS/DIV controls to 5 mV/div.
- 3. Fush the soft key "Chan I and 2 Gain Curves". The gain curves should appear within 5 seconds.
- 4. Check that the 2 gain curves (shown in Figure 2):
- a) are at least 1/4 division above the gain = 1 line on the left flat-top.
- b) decrease to at least 1/4 division below the gain = 0.4 line.
- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400: a) Ch. 1 and 2: 5 mV/div; bandwidth limit 0N.
- b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
- Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit 0N and OFF




Figure 2

calibration of the front-end may not work. noise present which influences the gain measurement. In this case, the the gain of the front-end amplifiers. It may not do so if there is This test permits the user to verify that the 9400 reliably measures

the precision of the gain calibration. observation. The absolute position of the measured gain is a measure of vertical scale is changed to 1 percent per division for easier Mote: this test is performed with the calibrated gain set to 1.00. The


- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of Channels 1 and 2 to 5 mV/div.
- should appear within 15 seconds. 3. Press the soft key "Gain vs. Time, 1 + 2". The new distributions
- following limits. The deviation from the center (1.0 gain) line should be within the Figure 3) as follows: 4. Check the two curves (which should resemble those shown in

%S∵T ∓ %Z ∓	%8°0 ∓	S mV/div
0SQ %7	osa %ī	Gain

settings of the 9400: 5. Repeat the test described above in steps 3 and 4 with the following

- a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
- b) Ch. 1 and 2: 10 mV/div; bandwidth Limit ON and OFF.
- c) Ch. 1 and 2: 20 mV/div; bandwidth limit 0N and OFF.
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.
- Solution to Problems

(see Section 3). If the width of the band is too targe, check for low-frequency noise,



GAIN VS. TIME CURVES


Figure 3

This test permits the user to check if the offset of the second front-end amplifier has been correctly adjusted.

- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of Channels 1 and 2 to 5 mV/div.
- 3. Press the menu button "<Offset> vs. Dac-gain". The new curves should appear within 20 seconds.
- 4. Check the two offset curves (as shown in Figure 4)
- a) the curves should be rather horizontal, i.e. the difference between the left edge and the right edge should be less than l vertical division.
- b) the vertical position of the curve should lie in the 4 major central divisions.
- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
- a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
- b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
- c) Ch. I and 2: 20 mV/div; bandwidth limit ON and OFF.
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.
- NOTE: Since the adjustment of the output offset of the HVV200 is common to bandwidth limit ON and OFF, check that the deviations from a horizontal curve are as symmetrical as possible, i.e. by equal amounts above and below the center.

# Solution to Problems

If an offset curve is not horizontal enough, the offset of the second amplifier (within the HVV200) must be readjusted. This requires a repetition of the calibration of the output offset of the corresponding HVV200.



OFFSET VS. GAIN DAC

Figure 4

the offset-calibration of the front-end amplifiers. This test allows the user to check the DC integral non-linearity and

1. Set the Bandwidth Limit OFF.

2. Set the VOLTS/DIV control of channels 1 and 2 to 5 mV/div.

appear within about 10 seconds. 3. Press the soft key "Integral M-Linearity". The new curves should

where the results for channel 1 are not satisfactory.) 4. Check the integral non-linearity curves. (Figure 5 shows an example

(.%1 = noisivib 1) .enil (%0) curves must be within the following deviation from the center

ĺ						
	<b>%7</b> ,	%7	%S.1	%7	%7	отрек
	%5°7	%7	%7	%7	%5.2	vib∖Vm ≥
						nisə
	4 (rightmost)	ε	7	τ	0 (leftmost)	Сигче

settings of the 9400: 5. Repeat the test described above in steps 3 and 4 with the tollowing


b) Ch. 1 and 2: 10 mV/div; bandwidth limit 0N and OFF. a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.

c) Ch. 1 and 2: 20 mV/div; bandwidth limit 0N and OFF.

d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

#### Solution to Problems

respect to the other curves. the outermost curves (of the 5 sub-curves) with vertical offset of deviations outside this tolerance. This would show up as a systematic should be exchanged. However, a bad offset calibration may give rise to ponding channel has an integral non-linearity out of specification and If any of the curves is outside the limits, the HVV200 of the corres-



INTEGRAL NON-LINEARITY CURVES

Figure 5

bandwidth within specification at 50 Q input impedance. The purpose of this test is ensure that the entire 9400 system has a

- instrument as follows: 1. Set up a Tektronix SG 503 Leveled Sine Wave Generator or equivalent
- a) Frequency: approximately 0.5 MHz
- b) Amplitude Multiplier: x 1
- o.c sbutilqmA ruqtuo (s
- 2. Connect the output of the SG 503 to the Channel 1 input of 9400
- 3. Set the 9400 as follows:
- a) Channel 1 trace: On (turn off all other traces)
- b) Trigger: Slope: pos. or neg.

Source: CHAN 1

Coupling: DC

Mode: NORM

Level: 0.00 div Delay: ZERO

c) Channel 1 input: Signal coupling: 50 \$\Omega\$

Var. Gain: 1 Cain: 1 V/div

Offset: about 0

- d) Time base: 0.5 µsec/div
- e) Interleaved sampling: ON
- f) Bandwidth Limit: OFF
- 5 division peak-to-peak sine wave. 4. Adjust the SG 503 Output Amplitude and Channel 1 offset to get a

.(inioq ab &) snoizivib the sine wave peak-to-peak amplitude is 0.7 x 5 divisions = 3.55. Increase the SG 503 frequency while decreasing the Time/div until

6. Read the frequency of the SG 503. The bandwidth specification for the 3 dB point is as follows:

SLI	071	Оґрек
525	071	τ Δ/4Ϊν
OST	125	vib∖Vm ∂
f 1	f 1	4.49.49.49.4
[zhw]   V0076	[ZHW] 0076	
	33.4	

7. Connecting the output of the SG 503 to Channel 1 or 2 as required, repeat steps 4 to 6 for the following settings of the 9400.

- a) Channel 2, 1 V/div
- b) Channel 1 and 2, 0.5 V/div
- c) Channel I and 2, 0.2 V/div
- d) Channel 1 and 2, 0.1 V/div
- e) Channel 1 and 2, 50 mV/div
- f) Channel I and 2, 20 mV/div
- g) Channel 1 and 2, 10 mV/div
- h) Channel 1 and 2, 5 mV/div

8. Repeat steps 1 to 7 with the bandwidth limiter ON. The 3 dB point should now be at 30 MHz  $\pm$  20%.

# 2.1.13 Bandwidth Test at 1 MM Input Impedance

The purpose of this test is to ensure that the entire 9400 system has a bandwidth within specification at 1 MQ input impedance.

1. Set up a Tektronix SG 503 Leveled Sine Wave Generator or equivalent instrument as follows:

- a) Frequency: approximately 0.5 MHz
- b) Amplitude Multiplier: × l
- c) Output Amplitude 5.0
- 2. Connect the output of the SG 503 to the Channel Linput of the 9400 through a 50 Q feed-through terminator.

3. Set the 9400 as follows:

a) Channel 1 trace: On (turn off all other traces)

b) Trigger: Slope: pos. or neg. Source: CHAN l

Coupling: DC Mode: MORM

Level: 0.00 div

c) Channel 1 input: Signal coupling: 1 M $\Omega$ 

Var. Gain: 1 Offset: about 0

d) Time base: 0.5 psec/div

- e) Interleaved sampling: 0M
- f) Bandwidth Limit: OFF
- 4. Adjust the SG 503 Output Amplitude and Channel 1 offset to get a 5 division peak-to-peak sine wave.
- 5. Increase the SG 503 frequency while decreasing the Time/div until the sine wave peak-to-peak amplitude is 0.7 x 5 divisions = 3.5 divisions (3 dB point).
- 6. Read the frequency of the SG 503. The bandwidth specification for the 3 dB point is as follows:

06	<b>08</b>	∑ l mV/div Other
[ZHW] \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	[ZHW] 0076	

7. Connecting the output of the SG 503 to Channel 1 or 2 as required, repeat steps 4 to 6 for the following settings of the 9400.

- a) Channel 2, 1 V/div
- b) Channel I and 2, 0.5 V/div
- c) Channel 1 and 2, 0.2 V/div
- d) Channel I and 2, 0.1 V/div
- e) Channel 1 and 2, 50 mV/div f) Channel 1 and 2, 20 mV/div
- g) Channel I and 2, 10 mV/div
- h) Channel 1 and 2, 5 mV/div
- 8. Repeat steps 1 to 7 with the bandwidth limiter ON. The 3 dB point should now be at 30 MHz  $\pm$  20%.

# 2.1.14 Trigger Level Test for DC and HF REJ

1. Set up any sine wave generator capable of generating sine waves up to 100 Hz frequency, e.g. an Intron IFG-422 or TFG-8101, as follows:

Frequency: approximately 100 Hz

- 2. Connect the output of the generator to the EXTERNAL input of the 9400 and to the Channel 1 input, using a coaxial T-connector (no 50  $\Omega$  feed-through terminator). The cable length between EXTERNAL and CHAN 1 should be chosen so that the propagation delay is not greater than 2 nsec.
- 3. Set the controls of the 9400 as follows:
- s) Full Grid
- b) Turn off all traces, except Channel 1
- c) Time base: 1 msec/div
- d) Channel 1 input: Signal coupling: 1 MQ, DC Gain: 0.5 V/div

Var. Gain: 1

Offset: 0

e) Trigger: Source: CHAN l

Delay: 50% Pre-trigger (center of screen)

Level: 0.00 div

- that the signal should have an absolute range of  $\pm$  2 V. the screen. Later, the test on the external trigger level requires ment of the sine wave generator to center the signal in relation to zero (use the Panel STATUS menu to verify). Use the offset adjustamplitude). It is important that the offset of the input be set to peak-to-peak sine wave, (corresponding to a 2 V noisivib 8 4. Adjust the output amplitude of the sine wave generator to get an
- (vertical center) within ± 0.6 division. (50% pre-trigger line) of the screen at the vertical position zero 5. Check the sine wave. It should pass through the horizontal center
- below. For each, check the resulting sine wave: 6. Adjust the 9400 settings as listed first in (a) and then in (b)
- line from the top) within ± 0.6 division. the screen at the vertical position + 3 div (i.e. the second must pass through the horizontal center (50% pre-trigger line)
- Trigger Level: + 3.00 div Trigger Slope: POS and NEG (verify slope at check point) a) Trigger Coupling: DC
- Trigger Level: + 3.00 div Trigger Slope: POS and NEG (verify slope at check point) b) Trigger Coupling: HF REJ
- below. For each check the resulting sine wave. 7. Adjust the 9400 settings as listed first in (a) and then in (b)
- line from the bottom) within ± 0.6 div. the screen at the vertical position - 3 div (i.e. the second It must pass through the horizontal center (50% pre-trigger line)
- Trigger Level: 3.00 div Trigger Slope: POS and NEG (verify slope at check point) a) Trigger Coupling: DC
- Trigger Level: 3.00 div Trigger Slope: POS and NEG (verify slope at check point) b) Trigger Coupling: HF REJ
- Channel 2. 8. Disconnect the input from Channel 1 and connect it to input of
- 9. Turn off all traces, except Channel 2.
- egiu: vib\v 2.0 10. Set Input Channel 2: Coupling: I WS' DC

Var. Gain: 1

:jesil0

11. Set Trigger Source to CHAN 2.

12. Repeat steps 4 through 7 for channel 2.

13. Leave the input connected to Channel 2 and leave Channel 2 on.

14. Set Trigger Source to EXT.

15. With the trigger level set first to + 1.5 V and then - 1.5 V, repeat steps 4 through 7 for the EXTERNAL trigger. Observe the effect on channel 2. Tolerance for the checkpoints:  $\pm~0.8~\rm div.$ 

# 2.1.15 Trigger Level Test for AC and LF REJ

1. Set any sine wave generator capable of generating sine waves up to 2 MHz frequency, e.g. an Intron IFG-422 or TFG-8101 or Tektronix SG sine waves up to 203 LEVELED SINE WAVE GENERATOR, as follows:

Frequency: approximately 2 MHz

2. Connect the output of the generator to the EXTERNAL input of the 9400 and to the Channel 1 input, using a coaxial T-connector. The cable length between EXTERNAL and CHAN I should be chosen so that the propagation delay is not greater than 2 nsec. If a Tektronix SG 503 is used, terminate at the Channel 1 input with a 50  $\Omega$  feed-through terminator.

3. Set the controls of the 9400 as follows:

- a) Turn off all traces except Channel 1.
- b) Time/div: 0.2 µsec/div.
- c) Interleaved sampling: OFF.
- d) Channel 1 input: Signal coupling: 1 MQ, DC Gain: 0.5 V/div

Var. Gain: 1 0 Offset: 0

e) Trigger: Source: CHAN 1 Mode: NORM

Delay: 50 % Pre-trigger (center of screen) Level: 0.00 V.

- 4. Adjust the output amplitude of the sine wave generator to get about an 8 division peak-to-peak sine wave, i.e. corresponding to a 2 V amplitude. It is important that the offset of the input be set to zero (use the Panel STATUS menu to verify this). Use the offset adjustment of the sine wave generator to center the signal with respect to the screen. Later, the test on the external trigger respect to the screen. Later, and absolute range of  $\pm$  2 V.
- 5. Check the sine wave. It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position zero (vertical center) within ± 0.6 division.
- 6. Adjust the 9400 settings as listed first in (a) and then in (b) below. For each, check the resulting sine wave:
- It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position + 3 div (i.e. the second line from the top) within  $\pm$  0.6 division.
- a) Trigger Coupling: AC Trigger Slope: POS and NEG (verify slope at check point) Trigger Level: + 3.00 div
- b) Trigger Coupling: LF REJ
   Trigger Slope: POS and NEG (verify slope at check point)
   Trigger Level: + 3.00 div
- 7. Adjust the 9400 settings as listed first in (a) and then in (b) below. For each check the resulting sine wave.

- It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position 3 div (i.e. the second line from the bottom) within  $\pm$  0.6 div.
- a) Trigger Coupling: AC
  Trigger Slope: POS and NEG (verify slope at check point)
  Trigger Level: 3.00 div
- b) Trigger Coupling: LF REJ
  Trigger Slope: POS and NEG (verify slope at check point)
  Trigger Level: 3.00 div
- 8. Disconnect the input from Channel Land connect it to input of Channel 2.

Ω

- 9. Turn off all traces, except Channel 2.
- 10. Set Channel 2 input: Signal Coupling: 1 M2, DC Gain: 0.5 V/div Var. Gain: 1

:JesilO

11. Set Trigger Source to CHAN 2.

12. Repeat steps 4 though 7 for channel 2.

Channel 2 on. 13. Leave the input connected to Channel 2 and leave the trace of

14. Set Trigger Source to EXT.

2. Tolerance for the checkpoints: ± 0.8 div. through 7 for the EXTERNAL trigger. Observe the effect on channel 15. With the trigger level set to + 1.5 V and - 1.5 V, repeat steps 4

Bandwidth Test of the Trigger 2.1.16

This test checks the bandwidth of the trigger circuits.

1. Set up a Tektronix SG 503 LEVELED SINE WAVE GENERATOR as follows:

- s) Frequency: 200 MHz
- c) Output Amplitude: 5.5 (i.e. max.). b) Amplitude Multiplier: X l

the propagation delay is not greater than 2 nsec. cable length between EXTERNAL and CHAN 1 should be chosen so that and also to the Channel 1 input using a coaxial T-connector. The 2. Connect the output of the SG 503 to the EXTERNAL input of the 9400

3. Set the controls of the 9400 as follows:

- a) Turn off all traces, except Channel 1.
- b) Time base: 5 nsec/div.
- c) Interleaved sampling: ON
- VID/V 2.0 estu: 20 8' DC d) Channel 1: Coupling:

Var. Gain: 1

0 :tesil0

:əpoW NORW Source: e) Trigger: EXL

ν 00.0 revel: Delay: 50% Pre-trigger (center of screen)

Coupling: DC, LF Rej and AC sequentially

all 3 couplings while the trigger level is at  $\pm$  0.20 V. attenuated 200 MHz sine wave must be visible on the display) for 4. The 9400 must keep triggering in a stable way (i.e. a strongly

# Manual time-base calibration with WWV standard signal (1 MHz)

used (for example a Marconi 2019A). Any 1 MHz sine wave generator with an accuracy better than 1 ppm can be

1. Press the following sequence of menu buttons:

Menu Off. Detault Recall PANEL Main Menu

2. Set the controls of the 9400 as follows:

a) Channel 1: Signal coupling: 50 2 DC

ceru:

Z hsec/div p) Lime base:

Panel Status Menu. 3. Select the main menu and press the button corresponding to

displayed. 4. Adjust the Vertical Offset knob for channel 1 until 0.00 V is

5. Adjust the trigger settings as follows:

0% Fre- (Touch ZERO) Delay:

revel: 00 Div

Coupling: DC

source: CHYN J

Normal :əpow Stope:

6. Ensure that the Panel Status Menu is as shown in Figure 6.

Return	Trigger Level	sdo abd	n edu.	neaning with DC-Ca	λτυο δύττανο
Set Ch 1 Attenuator Set Ch 2 Attenuator	Mode Stope Coupling Level Delay	10 X 0. 100 d 100 d		Vime/baty  Jime/paty  Points/tiv  Interleaved  Sampling  # Segmente  For SEGNCE	2 yes 10 ne 07FF 07FF 15
	REGER			V th/pmtT	3(1)
Modiffy # Segments	VERTICAL  VERTICAL  VERTICAL		۸.	Chan 2 50 mV 50.0 mV 2.0 mV AC 1 Ma	
	NOITISIUOCA	PARAMET	S		

# PANEL STATUS DISPLAY

# Figure 6

- 7. Press the following sequence of buttons
- Return, Menu Off

PLOTTING

- 8. Input the WWV signal to Channel 1.
- 9. Adjust the VERTICAL gain (Volt/div and VAR settings) to get a 6 division peak-to-peak signal.
- 10. Select the TRIGGER mode: SINGLE (HOLD).
- II. Press DUAL GRID. A dual grid is displayed on the screen.
- 12. Press the following sequence of buttons:

Press EXPAND A


Press Display Control RESET

REDEFINE Channel 1 (channel 1 is now the source trace).

13. Adjust the TIME MAGNIFIER to 0.1 usec/div;

14. Turn the DISPLAY CONTROL Horizontal POSITION knob to select the 3rd period on the trace.

15. Using the Vertical POSITION knob put the expanded track on the second grid as shown in Figure 7.



MMA SIGNAL; FIRST EXPANSION

Figure 7


16. Press the following sequence of buttons:

WEDELINE CHANNEL 1 (channel 1 is now the source trace). EXPAND B.

17. Adjust the TIME MAGNIFIER to 0.1 usec/div;

18. Turn the DISPLAY CONTROL Horizontal POSITION knob to select the

19. Using the vertical and horizontal POSITION knobs, overlay the two expanded traces on the lower grid as shown in Figure 8.




# MMA SIGNAL; SECOND EXPANSION

Figure 8

Measurement of the time difference (frequency)

20. Press the TIME cursor button.

21. Place the REFERENCE cursor on the 3rd period (control the cursor position on the upper grid).




WWV SIGNAL: POSITION OF THE CURSORS

Figure 9

23. Press the following sequence of buttons:

Main Menu Special Modes Mod. Common Expand (selects COMMON EXPANDED ON) Return Menu Off

24. Turn the TIME MAGNIFIER (DISPLAY CONTROL) to select the maximum expansion. Adjust the two cursors with the DIFFERENCE Cursor knob as shown in Figure 10.



MMA SIGNAL; MAXIMUM EXPANSION

Figure 10

25. The DIFFERENCE time reading must be in the interval 9.9996 usec to 10.0004 usec.

Reading accuracy ± 400 psec (± 1 dot) on time reading.

In this section some attempt is made to suggest possible problems which be the cause of observed symptoms in a defective 9400.

# 2.2.1 No Image on Screen

IF the fam is still AND rear panel LEDs are off

THEN cyeck main power fuse on back panel, power plug, etc.,

ELSE IF the fan runs AND rear panel LEDs are off

supplies check low voltage supplies and their connections check for ripple > 500 mV on any one of the low voltage DC power

EPZE IE rear LEDs are on AND front-panel LEDs are off

THEN check power supplies to, and operation of, 9400-1 main board

ELSE IF front-panel LEDs are on

THEN check heater glow at rear of CRT check 9400-7 correctly fitted at CRT base check all cables 9400-2 and 9400-7 (4)

check fuses 9400-2

check that the thermo-switch is open on 9400-2

check RESET line high

check signals on 9400-2

check suplifier inputs on 9400-2

check EHT generator on 9400-2

check EHT generator on 9400-2

check Sync signal from back panel

at J17 pin 13 9400-1

clear that signal from back panel

William Control of the Control of th

The fault is probably on the 9400-2 (1.2) or 9400-1 (1.1.16), but may be caused by no response from a peripheral of the 68000- note that all boards are peripherals – which can be checked by looking at the re-boot circuit <1.1.2.1>.

adjust Y offset check Y circuits $(2.4.2.2)$ adjust centralizers $(2.4.7.4)$	ТНЕИ О <i>В</i> ОВ
IF the entire image is shifted vertically	EFZE
adjust X offset check X circuits $(2.4.2.2)$ adjust centralizers $(2.4.7.4)$	О <i>В</i> О <i>В</i> О <i>В</i>
IF the entire image is shifted sideways	EFZE
check Y deflection processing (1.2.6-8)	LHEN
If the entire image is distorted in Y	EFZE
check X deflection processing (1.2.6-8)	LHEN
If the entire image is distorted in X	EFZE
adjust Y amplifier gain (2.4.2.3) check signal into Y amp	THEN
IF entire image has the wrong height	EFZE
adjust X amplifier gain (2.4.2.3) check signal into X amp	OK LHEN
IF entire image has the wrong width	EFZE
check function of $9400-7$ (1.2.11) check HT supplies from $9400-2$	IHEN
IF the display is badly out of focus or just a patch of light	EFZE
adjust brightness on $9400-7$ (2.4.7)  check function of $9400-7$ (1.2.11)  check HT supplies from $9400-2$ (1.2.4)  check luminance signal from $9400-2$ (1.2.4)  check potentiometers (1.5.2)  check potentiometers (1.5.2)	лнеи ОК
IF display dim but otherwise normal	EFZE
adjust focus control on 9400-7 (2.4.7)  check function of 9400-7 (1.2.11)  check HT supplies from 9400-2	OK THEN
the display is slightly out of focus, but otherwise normal	IF

# ELSE IF the lines do not join up correctly

(8.1) (4.1)	check 9400-8 carries correct signals	
(5.0.2)		LHEN
	IF no waveforms on either channel	EPZE
(4.1) (4.1) (1.1)	среск 6¢00-1 среск 6¢00-¢ 2XИС	
<2.0.2>	check it has good signals CK, CKR,	LHEN
	IF bad waveforms on both channels	EFZE
(8.1)	среск 9400-3 Сраппед 1 (2)	LHEN
p	IF waveforms on Channel 1 (2) distorte	EFZE
nel l (2) i fan	check the entire signal path from Chan	LHEN
	IF no waveforms on Channel 1 (2)	EFZE
(1.15.1.1) (1.15.1.1)	Hi-Z voltmeter check the input protection diodes	ДИА
(, , , ,	check the input offset at socket with	LHEN
	IF double arrows show waveform 1 (2) is right off screen	LHEN
(2.2.4.2) (1.2.4) eforms bad	adjust vector controls check circuits IF the grids/menus are good but the wav	0В

# 2.2.3.1 Potentiometer Problem

only one is faulty IŁ

IF accessible from rear LHEN

probe with scope/meter for levels at ends and slider LHEN

EFZE remove front panel and test

9400-5 (1.5.2) for level change with rotation potentiometer seems good, probe multiplexer output C pin 8 on IL

no signal change DG508 or test its control signals (1.5.2)

IL

(several or all do not work)

EFZE

response to rotation connector pin 9 on 9400-1 (ANO) eee of <[.1.2]. (5.11.1) probe multiplexer output, C pin 8 on 9400-5 (1.5.1) or front-

check DG508 control signals

check signals on 9400-5 cable <5.1.1> (1.1.21.3) FA1-3, etc. DG508 signal absent or wrong remove bottom cover (5.0.1) and IL

necessary investigate front-panel control circuit (1.1.21) IL

# 2.2.3.2 Switch Control

IE ouly one is switch bad

check switch with meter LHEN

investigate signals (1.5.3) (8.21.4) 0*B* 

(several or all do not work) EFRE

all the switches execute the wrong function IL

9400-5 at both ends check that the cable is correctly inserted between 9400-1 and LHEN

bottom cover (5.0.1) and probe 9400-5 connector <5.1.1) (1.1.21) check power on 9400-5 investigate signals (1.5.3) or remove

probe front-panel controller (1.1.21)

# Fault Finding on Individual Boards

This section includes suggestions for locating faults on individual boards of the 9400, in a somewhat anecdotal manner, as a comprehensive list could not be made.

### 2.3.2 Display Board

2.3

#### 2.3.2.1 No Image on Screen

IF there is no image on the screen

THEN check the thermo-switch, which is the round component at the center of the MOSFET heat sink; it should be open circuit in a working DSO. <1.2.5.1>

IF it is closed

THEN there is over heating; check the amplifiers <1.2.8.1>

ELSE (it is open) check one pin is at -15 V and the other is between -1 V and +1 V.

IF (lower than -1 V OR higher than +1 V)

THEN check the RESET line (1.2.5), which should be TTL high. <1.2.5.1>

. .)

IF the RESET line is TTL low

THEN check the source (9400-1117/2)(1.1.3).

EFZE

IF -1 V > thermo-switch > -5 V

THEN check Q67 and lN748 zener <1.2.5.1>

EFZE

IF -5 V > thermo-switch > -15 V

THEN check Q52 and Q41 <1.2.5.1>

EFZE

IF +15 V > thermo-switch > +1 V

THEN check (51 and 042 <1.2.5.1)

### 2.3.7.1 IF No Image is Present

THEM check voltages on 9400-7:

V OI Juods <- V 000 GNA V OS <- V 00 HI

THEN connecting ZC to ground will overcome the protection system to aid investigation

#### NYBNING

IF there is a point of light at the center of the screen you must power down OR remove the ZC override. If you want to continue, power down and disconnect the EHT cable, placing in a dummy load or safe insulating receptacle.

# 2.3.9.1 Power Supply Noise Problem


Some power supplies produce noise on the supply rail which can produce disturbance to the display of the 9400. The disgrams below show the maximum acceptable noise - any unit giving more than this should be replaced. The diagrams show what would be seen using a 9400 with a probe.

Appearance. The noise looks like this:

|<- 10 or 20 msec->|



Maximum low frequency ripple must be







Е

B

A





A similar problem is that some power supplies give sudden short changes in level. If this results in visible screen problems, reject the power supply. Any power supply which gives jumps of more than 50 mV should be rejected. The second, smooth variation is acceptable, because it causes no apparent trouble.



2.4.0 Introduction


This section describes all the adjustments which can be made in the field without the special LeCroy test gear which is only available at 9400 repair centers. Note that any adjustment which is omitted from this manual must not be touched, as maladjustment of certain presets can seriously degrade performance though this may not at first be apparent. Handling of boards should be done in such a way as to minimize the risk of moving a preset.

Some procedures require that the internal test software of the 9400 be set up; this is described in detail in paragraph 3.1.

The present adjustment procedures are contained in the computer assisted adjustment section of the 9400 calibration software package CALSOFT (CSO1, CSO2). It guides the service engineer through all the procedures and sets the 9400 up automatically as required for each individual adjustment. The present procedures are in compliance with the calibration limits applied in CALSOFT.

# 2.4.1.1 Introduction

The 9400-1 main board carries the front-end amplifiers, attenuators and trigger controls. There are numerous presets which can be adjusted in the field, for example after replacement of a HVV 200.



Presets on the 9400-1 front-ends Figure 2.4.1.1

Check the supply voltages  $\pm$  15.01,  $\pm$  0.02 V, and  $\pm$  5.17  $\pm$  0.01 V nominal on the 9400-9A board.

The ELBA supplies can be adjusted through the DSO rear panel.

#### 2.4.1.3 Probe Calibrator

DSO probe calibrator set to 1 V.

Adjust potentiometer PO(FI) to l V at the probe calibrator output (within 0.5%) using a 4-digit voltmeter, and hit N to check again.

Probe calibrator set to 2 V. Check with a 4-digit voltmeter.

If not 0K (within 0.5%), double error (e.g. 2.005 --> 2.010) by adjusting potentiometer P1(F1), and go back to check 1 V again.

#### 2.4.1.4 Gain Curves and Offset

Gain curves

Put the DSO into the internal test menu with TRIG SOURCE LINE, MODE NORM.

Start the DSO internal test 'gain curves', BWL ON, 5 mV/div CH 1 and 2.

Check that the gain curves are at least 1/4 division above the gain = 1 line (left edge) on the left flat-top and that the curves decrease to at least 1/4 division below the gain = .4 line (center).

Check that the gain curve is smooth without steps or kinks.

If not OK, HVV200 of corresponding channel is probably bad!

Replace the 9400-1 board.

Repeat the test for BWL OFF and 10, 20 and 50 mV/div gain.

Put the DSO into the internal test menu with TRIG SOURCE LINE, MODE Start the DSO internal test 'Offset vs Gain', BWL ON, 5 mV/div CH 1 and 2.

Check that the curves are rather horizontal (difference beginning-end of slope < 1 div) and that deviations from the center line stay within 1.5 divisions. If not 0K, adjust potentiometers P3(D7)/P2(B7) to make the curves as flat as possible with deviations for BWL ON/OFF symmetric around the center line.

Repeat the test for 10, 20 and 50 mV/div gain.

2.4.1.5 Check Input Impedance

Channel 1 and 2

Check the input impedance for CH 1 and 2. The 1 MM DC and 50 M inputs for all gains should be 1 MM, and 51 M within 1%.

Trigger

Set the DSO to EXT TRIG SOURCE, COUPLING DC. Check TRIG input impedance 1 MQ ( $\pm$  5%).

Set the DSO to TRIG SOURCE EXT/10, COUPLING DC.

2,4.1.6 Overload Protection

Set the DSO to CH l and 2 50  $\Omega_{\rm c}$  Check that overload protection is activated within 15 to 25 seconds after applying > 7 V.

If not OK, adjust potentiometer slightly P4, P5 (G8).

Wait for at least 10 minutes between tests in order to allow settling to ambient temperature!

### Check Couplings

Set the DSO to TRIG SOURCE EXT, COUPLING DC. Apply a 10 kHz square wave signal 4 V p-p to EXT. Use the adjusted probe and look at pin 6 or 7 of MVL407 (B13). You should see the same square wave.

Set the DSO to TRIG SOURCE EXT, COUPLING HFRej. Use the adjusted probe and look at pin 6 or 7 of MVL407 (B13). You should see slower fall/risetimes (integration).

Set the DSO to TRIG SOURCE EXT, COUPLING LFRej.

Now should see spikes at the signal 4 V p-p to EXT.

You should see spikes at the signal edges (differentiation).

Set the DSO to TRIG SOURCE EXT, COUPLING AC. Apply a 15 Hz square wave signal 4 V p-p to EXT. Use the adjusted probe and look at pin 6 or 7 of MVL407 (B13). You should see spikes at the signal edges (differentiation).

### revel DC

Check the  $\pm$  12 V regulators on 9400-1 (F10/11); they have to be matched within 50 mV for correct trigger level calibration.

Set the DSO to CH 1, 1 MQ DC, 500 mV/div, TRIG: COUPLING DC, SLOPE POS, LEVEL O div.

Check that crossing at trigger point is at O divisions within 1 minor division.

If not OK, slightly adjust potentiometer P6(C/Dl2) and enforce division.

Apply a 100 Hz sine signal 4 V p-p to CH 1. **PEAEL O div.** Set the DSO to CH 1, 1 Mg DC, 500 mV/div, TRIG: COUPLING DC, SLOPE NEG,

Check that crossing at trigger point is at O divisions within I minor

.noisivib

Set the DSO to CH 1, 1 MQ DC, 500 mV/div, TRIG: COUPLING HFRej, SLOPE

NEC' FEAEL O GIA:

Check that crossing at trigger point is at O divisions within 1 minor Apply a 100 Hz sine signal 4 V p-p to CH 1.

·uotstatp

Apply a 100 Hz sine signal 4 V p-p to CH 1. STODE DOS' PENER O GIA: Set the DSO set to CH 1, 1 Mg DC 500 mV/div, TRIG: COUPLING HFRej,

Check that crossing at trigger point is at 0 divisions within 1 minor

.noisivib

LEVEL 0, COUPLING DC. Set the DSO to CH2 DC 1 Mg, 500 mV/DIV, TRIG: SOURCE CH2, SLOPE POS,

Check that crossing at trigger point is at 0 divisions within 1 minor Apply a 100 Hz sine signal 4 V p-p to CH 2.

.noisivib

Set the DSO to CH2 DC 1 Mg, 500 mV/div, TRIG: SOURCE CH2, SLOPE POS,

Apply a 100 Hz sine signal 4 V p-p to CH 2. PEAEL +3 div, COUPLING DC.

Check that crossing at trigger point is at +3 divisions within 1 minor

.noisivib

PEVEL -3 div, COUPLING DC. Set the DSO to CH2 DC 1 Mg, 500 mV/div, TRIG: SOURCE CH2, SLOPE POS,

Apply a 100 Hz sine signal 4 V p-p to CH 2.

Check that crossing at trigger point is at -3 divisions within 1 minor

·uotstatp

LEVEL 0, COUPLING DC. Set the DSO to CH2 DC 1 Mg, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS,

Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT.

Check that crossing at trigger point is at O divisions within 1 minor

·uoisivip

TEAET 0' CONFIING DC: SOURCE EXT/10, SLOPE POS, Set the DSO to CH2 DC 1 MQ, 1 V/div, TRIG:

Check that crossing at trigger point is at O divisions within 3 minor Apply a 100 Hz sine signal 8 V p-p to CH 2 over EXT.

again. 02 to -2 or +2 V (depending on sign of deviation) on solder side; check If not OK, adjust by adding resistor 1/8 W 6.8K to 30K between base of ·suotstatp

Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT. LEVEL 0, COUPLING DC. 26f fpe DSO fo CHS DC I MG, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS,

Check that crossing at trigger point is at O divisions within 1 minor

·uoisivip

TEAET +1.5 V, COUPLING DC. Set the DSO to CH2 DC 1 MQ, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS,

Check that crossing at trigger point is at +1.5 volt within 1 minor Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT.

.noisivib

LEVEL -1.5 V, COUPLING DC. 3ef fpe D2O fo CH2 DC 1 Mg, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS,

Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT.

Check that crossing at trigger point is at -1.5 volt within 1 minor

Bandwidth AC

Adjust C32 for no under-/overshoot. cover plate (the channel you are looking at should be adjusted first!) Use the adjusted probe and connect to the base of 05 below the input attenuator, 50 Q feed through, to EXI. Apply a 10 kHz square wave, about 20 V amplitude through 50 Q 20 dB Set the DSO to EXT DC.

cover plate. use the adjusted probe and connect to the base of Q5 below the input Apply a 10 kHz square wave, 0 dB, 50 \$ feed through, to EXT. Set the DSO to EXT/10 DC.

Adjust C31/33 for no under-/overshoot,

C31: long time scale,

If you had to adjust C31 or C33, go to previous adjustment C32. C33: short time scale.

Apply a 1 MHz sine signal 4 V p-p to CH1. LEVEL 0, COUPLING AC. Set the DSO to CHI AC 1 MQ, 500 mV/div, TRIG: SOURCE CHI, SLOPE POS,

Check that crossing at trigger point is at O divisions within 1 minor

·uorstatp

LEVEL 0, COUPLING AC. Set the DSO to CH1 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH1, SLOPE NEG,

Check that crossing at trigger point is at 0 divisions within 1 minor Apply a 1 MHz sine signal 4 V p-p to CHI.

·uotstatp

PEAEL O, COUPLING LFRej. Set the DSO to CH1 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH1, SLOPE NEG,

Check that crossing at trigger point is at 0 divisions within 1 minor Apply a 1 MHz sine signal 4 V p-p to CH1.

·uotstatp

Apply a 1 MHz sine signal 4 V p-p to CHl. TEAET O' CONFLING LFRej. Set the DSO to CH1 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH1, SLOPE POS,

Check that crossing at trigger point is at 0 divisions within 1 minor

.noisivib

Apply a 1 MHz sine signal 4 V p-p to CH2. TEAET 0' CONFING AC. Set the DSO to CH2 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH2, SLOPE POS,

Check that crossing at trigger point is at 0 divisions within 1 minor

·uotstatp

rever +3 div, coupling Ac. Set the DSO to CH2 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH2, SLOPE POS,

Check that crossing at trigger point is at 3 divisions within 1 minor Apply a 1 MHz sine signal 4 V p-p to CH2.

·uoisivib

FEAEL -3 div, COUPLING AC. Set the DSO to CH2 AC 1 MQ, 500 mV/div, TRIG: SOURCE CH2, SLOPE POS,

Check that crossing at trigger point is at -3 divisions within 1 minor Apply a 1 MHz sine signal 4 V p-p to CH2.

·uotstvib

Set the DSO to CH2 AC 1 MQ, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS, LEVEL +1.5 V, COUPLING AC. Apply a 1 MHz sine signal 4 V p-p to CH2 through EXT. Check that crossing at trigger point is at +1.5 V within 1 minor division. If not 0K, adjust level with C32 (if CH2 is not adjusted, go to CH2 50  $\Omega$  DC for the following checks, but make sure that the generator

10 si jesilo

Set the DSO to CH2 AC 1 MΩ, 500 mV/div, TRIG: SOURCE EXT, SLOPE POS, LEVEL -1.5 V, COUPLING AC. Apply a 1 MHz sine signal 4 V p-p to CH2 through EXT. Check that crossing at trigger point is at -1.5 V within 1 minor division.

Set the DSO to CH2 AC 1 MΩ, 1 V/div, TRIG: SOURCE EXT/10, SLOPE POS, LEVEL 0, COUPLING AC. Check that crossing at trigger point is at 0 divisions within 3 minor Check that crossing at trigger point is at 0 divisions within 3 minor divisions.

Set the DSO to CH2 AC 1 Mg, 1 V/div, TRIG: SOURCE EXT/10, SLOPE POS, LEVEL +3 V, COUPLING AC.
Apply a 1 MHz sine signal 8 V p-p to CH2 through EXT.
Check that crossing at trigger point is at +3 V within 3 minor divisions.
If not OK, adjust level with C31/33 (if CH2 is not adjusted, go to CH2 if not OK, adjust level with C31/33 (if CH2 is not adjusted, go to CH2 If you had to adjust, go back to previous C32 adjustment.


Set the DSO to CH2 AC 1 M2, 1 V/div, TRIG: SOURCE EXT/10, SLOPE POS, LEVEL -3 V, COUPLING AC.

Apply a 1 MHz sine signal 8 V p-p to CH2 through EXT.

Check that crossing at trigger point is at -3 V within 3 minor divisions.

## Channel 1

In the following adjustments the 4958 switch box is often used. It conveniently combines an adjusted /10 probe with attenuators. In the absence of a 4958, regular attenuators and a probe (like our Coline M12) which has been correctly compensated on an adjusted 9400 can be used. In the absence of a probe, an alternative test probe set up as shown in Figure 2.4.1.8 and properly adjusted on a good DSO, can be used.



Alternative Test Probe

Figure 2.4.1.8

Set the DSO to CH1, 1 V/div, 50 Q, TRIG: SOURCE EXT, COUPLING DC, LEVEL O.
Feed a 1 kHz square wave via switch box 4958 through EXT to CH 1.
Set BSD211/214 switch appropriately:

Set BSD211/214 switch appropriately:
HVV200 no. XX XX 00 or 01 or 02 or 03: newer HVV with BSD214

transistor, HVV200 no. XX XX /=00: older HVV with BSD211.

Set switch box 4958 to: 20 dB OFF, 20 dB OFF, 50  $\Omega$  OFF, Comp OFF. Adjust signal amplitude to 6 divisions on screen.

Verify for the following settings that you always see the signal at 6 divisions:

	vib vib	-	NO NO	x x	OEE OEE	OKF OFF		Vm Vm	200 200	I WG'
	vib vib vib	9	0FF 0FF 0FF	00 00 00	ON OFF	OEE ON ON	<i>*</i>	Vm V V	10 1.0	т мо' т мо' т мо'
	vib vib	9	0FF 0FF 0FF	0FF 0FF 0FF	0KF 0FF	ОИ ОИ ОЕБ		V V Vm	01 1.0 1	'ၓ 0၄ 'ၓ 0၄ 'ၓ 0၄
****	Reading		Comp	გ OS	SO dB	SO dB				сн т

Set the DSO to CH1 1 Mg DC, 10 mV/div, TRIG: SOURCE CH1, COUPLING DC, LEVEL 0.

Apply a 10 kHz 6 V p-p square wave through 40 dB, 50 g feed through.

You should see 60 mV amplitude.

Reduce attenuation to 20 dB. Set the DSO to CH1 1 MG DC, 100 mV/div, TRIG: SOURCE CH1, COUPLING DC, Set the DSO to CH2 1 MG DC, 100 mV/div, TRIG: SOURCE CH1, COUPLING DC, Set the DSO to CH2  $^{\circ}$ 

Reduce allendation to 20 db.
Adjust Cl2 for no under/over-shoot.

TEARL 0. Set the DSO to CH1 1 MQ DC, 1 V/div, TRIG: SOURCE CH1, COUPLING DC,  $2e^{t}$ 

Reduce attenuation to 0 dB.

Adjust Cl4/Cl3 for no under/over-shoot:

Cl4 long time-scale, Cl3 short time-scale.

If you had to REadjust Cl4/Cl3, go back to adjustment Cl2.

ON. Set the DSO to CH1 1 MQ DC, 20 mV/div, TRIG: SOURCE CH1, COUPLING DC. Apply a 1 kHz 6 V p-p square wave through switch box 4958 20 dB, Comp.

Adjust Cll for optimum risetime.

Set the DSO to CH1 200 mV/div, 1 MQ DC, TRIG: SOURCE CH1, COUPLING DC, Reduce attenuation to 0 dB. Adjust Cl5 for optimum risetime.

Set the DSO to CH1 50 Q DC, TRIG: SOURCE CH1, COUPLING DC. Apply a 200 MHz sine signal with amplitude about 6 div to CH 1. Adjust Cl6 for maximum amplitude. Adjust Cl6 for maximum amplitude. (Watch out for HVV oscillations at about 800 MHz!)

If you had to REadjust Cl6, go back to adjustment Cl7


Channel 2

Repeat the above adjustment for channel 2. Add 10 to all capacitor labels, for example Cll becomes C21.


(100) (2.1.) 

### 2.4.2.1 Introduction

The 9400-2 board carries a number of adjustments for the CRI image, many of which are field adjustable using procedures given below. The 9400-7 board carries much of the phosphor protection circuitry, and also the intensity and focus presets, which may be adjusted if there are no other contributory problems.



9400-2 Preset Controls Figure 2.4.2.1



Intensity and Focus Controls Figure 2.4.2.2

The 9400 should be set up to display a fairly complex image, and the two intensity controls on the front panel should be turned up; the EHT generator will then experience a substantial load. The EHT adjustment should be set to give an EHT potential of 11 kV. The 60 V and 600 V lines on the 9400-7 should also be checked.

### Vector Joining

Adjust vectors with the help of the pair of vector potentiometers on the 9400-2 board right upper corner, above the connector. Check that there are neither gaps nor overlaps in the letters T and S.

## Centralizing Adjustment

If the X and Y amplifiers are correctly adjusted, and the image is poorly centered on the screen, it may be desirable to adjust the two magnetic rings on the yoke. This should not be done unless all other sources of image offset have been eliminated, and the amplifier offsets on the 9400-2 have been found to be correct.




Figure 2.4.2.3

## Image Position Adjustment

The offset controls may, in principle, be adjusted to obtain a centered image, provided that there are no other problems, see Centralizing Adjustment. Before making adjustments make sure that offsets at TP15 and TP21 are less than 10 mV for parts of the waveform after PGDIS and before SYDIS (1.1.16) (1.2.2), and other flat parts of the waveform between sections of vector drawing.

### Intensity

Turn the DSO grid intensity off and the intensity to maximum. Adjust the intensity potentiometer on the CRT board such that the center spot is just invisible.

If the intensity cannot be suitably controlled, then 9400-2 (1.2.4) as the intensity cannot be suitably controlled, the 9400-5 (1.5.2) must be checked.

This is the maximum allowed setting of the 9400-7 intensity control. It can be reduced if desired. Note that the yellow phosphor of the CRT in the 9400 is much more susceptible to damage by high beam currents than the usual blue/green phosphors.

### Focus

Turn the grid intensity to maximum. Adjust the focus control on the CRT board to optimize the image, taking into account all parts of the screen. If an expanded trace is selected, the selection box should be clearly separable from the menu separators. If an adequate focus cannot be obtained, then the 9400-7 (1.7) or its power supplies on the 9400-2 (1.2.9) must be checked.

#### Image Size

Press the internal test button 'Calibration Constants' with border lines displayed. Adjust the image size with the help of potentiometers GY/GX gain controls to the left of the two large yellow capacitors.

Yoke Rotation

Ensure that DSO power is OFF. Rotate the image upright by turning the mechanical yoke position. For this loosen the screw on the yoke ring holder.

2.4.3 9400-3 ADC Board

2.4.3.1 Introduction

There are numerous preset controls on the 9400-3 ADC boards, which are set during manufacture. Only two of these are field-adjustable without the support of special LeCroy test gear. Every effort should be made to avoid disturbing these controls while handling the boards as they control the accuracy of waveform digitization. Note that the ADC boards may be interchanged for testing and fault finding, but they should always be replaced in their original position.

2.4.3.2 Gain Curves and Offsets

Gain curves

Put the DSO into the internal test menu with TRIG: source LINE, MODE NORM.

Start the DSO internal test 'Gain Curves', BWL ON, 5 mV/div CH I and 2. Check that gain curves are at least 1/4 division above the gain = 1 line (left edge) on the left flat-top and that curves decrease to at least 1/4 division below the gain = 0.4 line (center).

Check that the gain curve is smooth without steps or kinks.

If not OK, the HVV2OO of corresponding channel is probably bad!

Replace the 9400-1 board.

Repeat test for BWL OFF and 10, 20 and 50 mV/div gain.

center line.

Put the DSO into the internal test menu with TRIG: SOURCE LINE, MODE Start the DSO internal test Offset vs Gain, BVL ON, 5 mV/div CH 1 and 2.

Check that the curves are rather horizontal (difference beginning-end of slope < 1 div) and deviations from the center line stay within 1.5 divisions.

If not OK, adjust potentiometers P3(D7)/P2(B7) to make the curves as Llat as possible with deviations for BVL ON/OFF symmetric around the flat

Repeat the test for 10, 20 and 50 mV/div gain.

# 2.4.3.3 Precision Adjustment for 1% Scopes

Adjust the DAC 800 (on the main 9400-1 board) offset to zero. Measure voltage (mV) CAL1/CAL2 after LM324 (G6), in field G7 on one of the points where the two diodes are connected. If larger than 1 mV, adjust potentiometer ZR (P8(J20) solder side) next to DAC 800, just behind -15 V power supply. It is difficult to access and a long slim screwdriver is needed.

Adjust the CH 1 and 2 HSH2O2 offset to zero. Set the DSO to CH 1,2 50 g DC OFFSET O, AUTO-CALIBRATE. Measure voltage at CH 1,2 ADC SMB socket. If larger than 3 mV, slightly adjust potentiometer P6 on the ADC board then enforce AUTO-CALIBRATION and check again (to do this, leave the ADC board in the DSO, put the GPIB board on the extender and reach in from the rear of the CRI!)

Put the DSO into the internal test menu with TRIG: SOURCE LINE, MODE NORM.

Start the DSO internal test Offset vs Gain, BWL ON, 5 mV/div CH 1 and Check that the curves are rather horizontal (difference beginning-end of slope < 1 div) and deviations from the center line stay within 1.5 divisions.

If not OK, adjust potentiometers P3(D7)/P2(B7) to make curves as flat as possible with deviations for BWL ON/OFF symmetric around the center line.

Repeat the test for 10, 20 and 50 mV/div gain.

## Channel 1

Set the DSO to CH 1, 50 g DC, 200 mV/div, TRIG: SOURCE: CH 1, COUPLING DC, Level 0.

Make sure that the CH 1 front-end is properly adjusted!

Apply a square wave with a risetime faster than 1 nsec (for example Adjust the step amplitude to 5 divisions.

Make sure that the capacitor between pins 8-10 of HSH2O2 such that signal Adjust the capacitor between pins 8-10 of HSH2O2 such that signal overshoot is 1 minor division.

The signal should settle within 40 nsec.

## Channel 2

Set the DSO to CH 2, 50 Q DC, 200 mV/div, TRIG: SOURCE: CH 2, COUPLING: DC, LEVEL 0.

Make sure that the CH 2 front-end is properly adjusted!

Apply a square wave with a risetime faster than I nsec (for example TEK PG502) through 20 dB attenuator.

Make sure the step amplitude to 5 divisions.

Adjust the step amplitude to 5 divisions.

Adjust the capacitor between pins 8-10 of HSH202 such that signal overshoot is 1 minor division.

The signal should settle within 40 nsec.

## 2.4.4 9400-4 TDC Board

# 2.4.4.1 Frequency

Check the frequency (100 or 50 MHz) on the 2<sup>nd</sup> or 3<sup>rd</sup> line (from front) of the clock bus board.

If not OK, something basic is wrong with the TDC board.

Set the DSO to CH 1, 100 mV/div, 50 Q DC, TRIG: SOURCE CH1, COUPLING mot OK, something basic is wrong with the TDC board.

Apply to CH1 a sine wave of 100 kHz from a precision (better than 1 ppm) generator. Adjust the 100 MHz ADJ such that the signal crosses the center point. Turn the power off/on several times and check that the frequency is still OK. (This is to check that not too much adjustment was applied which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic which may leave the oscillator locked out of the characteristic loc

Set the DSO internal test 'TDC Calibration'. Check (after a warm-up of at least 20 minutes) that there are two peaks of about the same width. If not, adjust at TST DLY and check again.

It is very hard to reach this preset with a tool, but some help may be given using a probe adjustment screwdriver bent by 90 degrees. Also note that on ADC boards manufactured since Pebruary 1988 this varicap points upwards and is therefore easy to reach.

-	
	LOA YAJEO TEST
	Þ

TDC Preset Control

Figure 2.4.4.1

2.4.5.1 LED Matching


All front-panel LEDs should be matched for color, in one of three grades (1.5.5). If urgent replacement of an LED is required, and the correct color match is not available, it is permissible to mismatch by one grade only in the case of a single LED, far from the others. For example, if one of a group fails, it can be replaced by one taken from a distant place on the panel, and the distant one can be replaced by the poorly matching one. Although the colors are fairly close, they look very bad when mixed.

This will only be necessary when a 9400 has been transported, involving a change of local voltage.

Note that there are two operations, which must BOTH be done.

1. Ease out the little cover over the voltage adjuster <1.9.2> and take out the rotor. Rotate until the new voltage faces forward. Replace the rotor and the cover.

2. Remove the top cover (5.0.1) and move the large brown 12 pin plug on the 9400-9A <5.0.3><2.4.9.1> to the 115 V or the 230 V position as appropriate. Check both settings carefully before powering up the DSO.




SELLING THE 115 V/220 V CONNECTION

Figure 2.4.6

J20 component	94	Offset DAC 800	<b>P8</b>
CVDIS comp	ъđ	Trigger Level	94
G8 component	ио изше	44	Sq
gg component	ио изше	Overload Protection	ħď
Dy solder	оп паме	ii .	P3
By solder	ио изше	HVV200 Offset	ЪS
Fl solder	Iq	11	Td
Fl solder	ЪО	Probe Calibrator	Ъ0
Location on board (Rev. F and up)	Name on Schematics	Used for	Potentio- meter


# For Earlier Revisions

ន	connector	brope	ретмееп	əpis	oueut	bo com	D	ιGΛ	to	dn
				apiz	sogger	P2/P3	Ð/	spo/	put	E 🕏
				əbiz	sojger	bo ou a	suo	evisi	J L	Ţ¥
(2011 7 * 7 ) T	TAMBLET I	tranod	a brace	or an	LESTRI	remove	эя	SUOT	STA	ΚG



Top view of 9400-1 Main Board

Figure 2.4.7.1



Underside of the 9400-1 Main Board Pigure 2.4.7.2

· · )

•

## CHAPTER 3

# TEST SOFTWARE FOR THE 9400

# Table of Contents

#### Y

3.2

3.0 Introduction

3.1 Internal Test Software of the 9400

Test Software used with the 4928 Tester

This chapter describes 9400 tests which require the use of LeCroy software. The 9400 software includes a small number of test routines which can be controlled from the front panel - these are described in (3.1). The other software system described here is a series of routines operating under CP/M on the LeCroy 3500. For these a 4928 tester board is also required. In (3.2) a brief outline of the system is given, together with a copy of each menu. Because the system is easy to use, only a few of the operations are described in detail in this section.

SjoN

The following sections apply only to versions V2.0 and higher. If your hand corner of the "Memory STATUS" display page), please ask your hand contact person for an update of your scope's software.

For further information on the comprehensive software package CALSOFT (order code CSO1, CSO2) for 9400 adjustment and calibration, refer to

3.1 Internal Test Software of the 9400

3.1.8

1. Check that the correct line voltage is set on the rear-panel power connector. 9400s which have ELBA power supplies (this can be recognized by the 4 adjustment potentiometers below the 4 green LEDs on the right upper side of the rear panel) must be modified both externally on the power connector and internally on the power supply board (by changing the position of the power-connector).

2. Check the following:

- a) that the display turns on after about 10 sec.
- b) that the display is stable (if traces are displayed, turn them all off).
- c) that the range of INTENSITY and GRID INTENSITY is reasonable.
- 3. Wait about 10 minutes for the 9400 to reach a stable temperature.

of the power supplies oscillate. supplies operate correctly. Low frequency noise may be observed if any This test verifies that the front-end components, ADC and power

1. Turn on the Channel 1 and 2 traces, turn the others off.

2. Set the 9400 so that a single grid is displayed on the screen.

3. Set the controls of the 9400 as follows:

a) Input coupling: 1 MQ, DC (Channels 1 and 2)

b) Fixed gain: 5 mV/div (Channels 1 and 2)

c) variable gain: 1 (Channels 1 and 2)

d) Trigger - Slope: pos. or neg.

Wode: NORM Coupling: DC **ZOUTCE: LINE** 

Delay: zero

среск: 4. Setting the time base to 10, 5, 2, 1, and 0.5 msec/div in turn,

less than 1/5 vertical division. a) that the displayed waveforms are constant bands with amplitudes

- )

b) that there is no discernible periodic structure.

trace at a time. in the displayed trace. This is best seen by displaying only one sjowly through the entire range and check that there is no change 5. Using the offset control, move the channel 1 and channel 2 traces

#### Solution to Problems

If there is a low frequency structure of the order of 1 kHz, check the

on the noise problem. Verify that the absence of the lower 9400 cover has no effect RF-shield towards the 9400-1 main board, creating shorts. right-hand front foot of the lower 9400 cover may push the In some of the older versions, the screw head which holds the a) Is the lower RF-shield of the front-end correctly installed?

b) Have any of the 4 supply voltages oscillations of more than 50 mV (peak-to-peak) amplitude in the frequency range of 50 Hz to 200 kHz (check for time-base settings 10 msec/div through 10 usec/div). If this is the case, the power supply must be repaired. Note that power supply oscillations may occur particularly at high temperatures (use a heat gun to verify a repair).

# 3.1.4 Preparation for Internal Tests

The 9400 is capable of executing a number of autonomous tests, the results of which are stored in reference memory C, and normally accessed through the (expanded) display controls. Whenever the test menu is entered (see Section 5), the entire memory C buffer is cleared and the 9400 is set up to display the expansion of memory C under trace "EXPAND A". When each individual test is performed, the 9400 automatically expands the display and centers it on the newly acquired histogram. You may nevertheless use the manual controls of "EXPAND A" to further modify the display, if so desired.

Note: When Return is pressed in the Test Modes menu the 9400 returns to the Main menu. During the internal tests the data in the memory locations of the 9400 are overwritten.

## 3.1.5 Entering the Internal Test Menu

- 1. Ensure that the 9400 is in the "root" menu, i.e. only "Main Menu" should appear on the left of the grid. Otherwise push the "Return" soft key until this is the case.
- 2. While keeping the lowest soft key (the one above SCREEN DUMP) pressed, push the top soft key "Main Menu". The "Test Modes" menu should appear.
- 3. To make sure that the 9400 triggers, set the trigger controls as follows:

Trigger source: LINE Trigger mode:

This ensures that the front-end is recalibrated whenever the input conditions are modified during the following test procedures.


The 9400 calibrates the 10 psec time interpolator on the 100 MHz time base when the time base is modified. If this calibration fails (i.e. one of the peaks described below is missing), this may give rise to "jumps" in the display of INTERLEAVED waveforms at intervals of 10 nsec.

- 1. Push the fourth soft key "TDC-Cal, int. trig.". Within less than a second, the distribution displayed in the upper screen picture in Figure 3.1.6.1 should appear.
- 2. Check that the distribution contains 2 peaks, each at least 2 vertical divisions high.

- 3. Use the Position knob to center the left-hand peak on the display.
- 4. Turn the Time Magnifier knob clockwise to expand to 5 µsec/div.
- 5. Check that the width of the distribution is more than 1 horizontal division.
- 6. Repeat steps 3, 4 and 5 for the right-hand peak.

### Solution to Problems

- If either peak is missing or is too narrow, adjust the timing capacitor on the 9400-04 time-base card as follows:
- 1. Remove the top cover.
- 2. Locate the capacitor which is about 2 inches below the rear edge of the 9400-8 timing bus card.
- 3. Turn the capacitor 1/8 of a turn either way and check its effect by redoing the measurement, i.e. by pushing "TDC-Cal, int. trig."



INITIAL AND EXPANDED TDC TEST WAVEFORM

1.6.1.6 surgiq


This test allows the user to check whether the dynamic range of the programmable input amplifiers is sufficient. If it is not, the 9400 cannot calibrate itself correctly, giving rise to jumps of the ground line when turning the bandwidth limit on and off.

- 1. Set the bandwidth limit OFF.
- 2. Set the Channels 1 and 2 VOLTS/DIV controls to 5 mV/div.
- 3. Push the soft key "Chan l and 2 Gain Curves". The gain curves should appear within 5 seconds.
- 4. Check that the 2 gain curves (shown in Figure 3.1.7.1):
- a) are at least 1/4 division above the gain = 1 line on the left flat-top.

- b) decrease to at least 1/4 division below the gain = 0.4 line.
- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
- a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
- b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF. c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF

### Solution to Problems

If the results of any of the tests (step 4) are not satisfactory, the HVV200 front-end hybrid of the corresponding channel must be changed.



GAIN CURVES
Figure 3.1.7.1

This test permits the user to verify that the 9400 reliably measures the gain of the front-end amplifiers. It may not do so if there is noise present which influences the gain measurement. In this case, the calibration of the front-end may not work.

Mote: this test is performed with the calibrated gain set to 1.00. The vertical scale is changed to 1 percent per division for easier observation. The absolute position of the measured gain is a measure of the precision of the gain calibration.


- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of channels 1 and 2 to 5 mV/div
- 3. Press the soft key "Gain vs. Time, l + 2". The new distributions should appear within 15 seconds.
- 4. Check the two curves (which should resemble those shown in Figure 3.1.8.1) as follows:

The deviation from the center (1.0 gain) line should be within the following limits.

%S ∓	%8.0 ±	S mV/div
7% D20	IX DZO	Gain

- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
- a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON and OFF. b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
- c) Ch. 1 and 2: 20 mV/div; bandwidth limit 0N and OFF.
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.
- Solution to Problems

If the width of the band is too large, check for low frequency noise, (see Section 3.1.3).



GAIN VS. TIME CURVES

Figure 3.1.8.1


This test permits the user to check if the offset of the second front-end amplifier has been correctly adjusted.

- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of channels 1 and 2 to 5 mV/div.
- 3. Press the soft key "<Offset> vs. Dac-gain". The new curves should
- 4. Check the two offset curves (as shown in Figure 3.1.9.1)
- a) the curves should be rather horizontal, i.e. the difference between the left edge and the right edge should be less than l vertical division.
- b) the vertical position of the curve should lie in the  $4\,\,\mathrm{maj}\,\mathrm{or}$  central divisions.

- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
- a) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
- c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.
- NOTE: Since the adjustment of the output offset of the HVV200 is common to bandwidth limit ON and OFF, check that the deviations from a horizontal curve are as symmetrical as possible, i.e. by equal amounts above and below the center.

### Solution to Problems

If an offset curve is not horizontal enough, the offset of the second amplifier (within the HVV200) must be readjusted. This requires a repetition of the calibration of the output offset of the corresponding HVV200.



OFFSET VS. GAIN DAC

Figure 3.1.9.1

the offset-calibration of the front-end amplifiers. This test allows the user to check the DC integral non-linearity and

- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of channels 1 and 2 to 5 mV/div.
- appear within about 10 seconds. 3. Press the soft key "Integral N-Linearity". The new curves should
- example where the results for channel 1 are not satisfactory.) 4. Check the integral non-linearity curves. (Figure 3.1.10.1 shows an

(.%1 = noisivib 1) .9nil (%0)The curves must be within the following deviation from the center


%7 %5*7	%T %T	%S • T	%7 %7	%7 %S*7	Gain S mV/div other
4 (1somingia)	ε	2	τ	0 (leftmost)	Ситче

settings of the 9400: 5. Repeat the test described above in steps 3 and 4 with the following

- b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF. a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
- c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
- d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

### Solution to Problems

respect to the other curves. vertical offset of the outermost curves (of the 5 sub-curves) with deviations outside this tolerance. This would show up as a systematic should be exchanged. However, a bad offset calibration may give rise to corresponding channel has an integral non-linearity of more than 1% and It any ot the curves is outside the limits, the HVV200 of the



INTEGRAL NON-LINEARITY CURVES

Figure 3.1.10.1

#### 3.2.1 Introduction

The 4928 tester is a board with a connector at the top and bottom, in the standard DSO slot position, which enables it to be placed in communication with a 9400. It is used with software in the LeCroy 3500 to control each function of the DSO in turn, with the 68000 disabled to addition, the 4928 has logic to process data at high-speed, to make the performance of the tests possible in a reasonable time (about 15 minutes for a complete set). This section of Chapter 3 includes a histing of all the menus available with this software.

### 3.2.2 Operation of the 4928 Tester

Note that the 4928 is normally placed above the 9401-2, but to use the 4928 with older 9400s containing the 9400-6 GPIB board, the 9400-6 is removed, the 4928 is put in the DMA slot, and the 9400-6 is placed on top of the 4928.

The 4928 can be put in any slot of the 3500, as the software will find it.

The software is "DSO" under CPM, i.e. it is called by -

OSQ<A

The software is menu driven and interrupt driven, making it very easy to use. Help functions are available at all times.

A consistent pattern of control codes is used. The tests in any section are labeled Al, A2, A3... where A is a letter.

Press An for test n of group A
Press AH for complete set of tests A - except
Press A- for complete set of tests A - except
C- gives CO and Cl only,
because C2 is a short test

Press Z for repeat of a test

Press J- for Loop on Jl, non-interactive tests

The tests will not be described in great detail, because the screen listings are fairly clear, and the program is quite easy to use.

This test enables all the front-panel controls to be tested individually in any order. The program presents an image on the display of the LeCroy 3500 which represents the display of the 9400 <3.2.C.l>.

The 3500's display symbols allow simple, quick tests of the controls.


Push-buttons: push each button once. If it works, the symbol changes to an open rectangle. At the end of the sequence the unsatisfactory push-buttons can be tried again. If they still fail, a repair is needed.

Rotary switches: this test is the same as the push-button test.

Potentiometers: this test is slightly different. In order to test each potentiometer it is necessary to turn it all the way in each direction. The two vertical bars, Pl and P2, acquire little ticks which show where the ADC has measured the positions of the potentiometers. Two bars are needed for those controls which have no end stop, because these employ pairs of potentiometers joined in opposing orientation. When ticks have been made from one end to the other, the symbols will go clear.

LEDs test - CO: this test cycles through the LEDs at a speed determined by the operator.

Completion: when all the controls have been tested and found to be working, the program will flash all the LEDs in sequence.



DISELAY ON 3500 FOR TEST C OF 9400 CONTROLS

Figure 3.2.C.1

These tests use section P of the "DSO" software.

# 3.3.7.1 Size, Position and Brightness

These basic attributes are tested with  $\langle 3.3.1 \rangle$ , which is generated by test P1 of the "DSO" program (3.2). The four short lines should just touch the edge of the bezel. Any fault can be corrected by reference to (2.4.2.3) for size, (2.4.2.2) and (2.4.7.4) for position, and (2.4.7.2) for brightness.

The line "C" should be subjectively about half as bright as "A" below it. The region "B" should show a gradation from dark-to-light, left-to-right.




Figure 3.3.1

These basic attributes are tested with <3.3.2>, which is generated by test P2 of the "DSO" program (3.2). The characters should be neatly arran, and all the little vectors which add to make the lenticular shapes should neither overlap nor show gaps. Adjustment is possible (2.4.2.5).




Figure 3.3.2

See <3.3.3> for the images, which are generated by test P4 of the "DSO" program. The diagonals should be made of double bars no more than 5 mm apart. The triangles should be uniformly bright. If they are not, check the amplifier quiescent currents (2.4.2.6).





Figure 3.3.3

See <3.3.4> for the images, which are generated by test P3 of the "DSO" software. The "ticks" correspond to the places where errors are most likely, i.e. at large bit changes. Any dark bands on the wide bright stripes should be narrower than the tick. If not, the DAC may be at fault (1.2.3).



ZISE' LOZITION AND BRICHTNESS

Pigure 3.3.4

```
<It><It><It><It><It</t>
                              RESTART PROGR
                                                     n = H : option help
                                            isal officeds : 6 \text{ of } 0 = 0
                                                           \lambda = DEBNGGEK
                                  I = SAME TEST
                                                     M = WISCERF IMBRES
                            X = SMITCHES SIATUS
                                                           Un = CPU test
                            \Lambda = DEG POOK LARFER
                                                     Sn = STAT RAM test
                              In = TIMEBASE test
                                                          tsat SU8 = ⊓Ø
                                En = RS-232 test
                                                      On = ADD RAM test
                               Pn = DISPLAY test
                                                       fest XAMNIM = nM
                             Nu = CALIE DAC test
                                                        Kn = TIMER test
                               Test 1911JUM = UT
                                                      In = RT CLOCK test
                              THE ALL POSS TEST
                                                         1291 AI90 = no
                                       H = HE\Gamma E
                              EU = EBA DISK feef
                                                         En = EPROM test
                                                     CD = FRONT PAN test
                              Dn = DYN RAM test
                             E = B001 \text{ Cen} \setminus BNN
                                                          Jest DIA = AA
                                                                      Há
                                             hit 'H' for HELP option
                                         ---- CBATE 0 --- SLOT 1 -----
           +++++ (welsoud pakejake) WWBOBH IEST PROGRAM (overlayed program)
==== Unditative svana6 A2 yordow MB 8891 down it noistsy batabad ====
```

\*C = PROGRAM EXIT

AUTARA938 AIAG =<qs>

; = RUN ERR on/off

. = CPU RUN on/off fto/no NUR ERRÜR on/off зиониа дођаф

test Benodes A = -A

\ = PRINTER on/off

. = TEST LOOP on/off

: = SIOP ERR on/off

----]sal OUA----

TUOSUA = <04>

⟨cr⟩= CONTINUE

040 L009

3 .

H∀ ¿

```
HO 3
```

Ü

```
Eff = EZ if disk file not found
                                  E3 = E5ROW SAVE TO DISK
                                           E- = FULL TEST
                                   ES = EBROW BACE MERIEM
                            E1 = CPU BUS ADDR partial test
                                       EO = PATTERN test
                                       ----Isal WOWd=----
                                                   S EH
                                           n- = EULL TEST
                            Dd = EXIE fest (OOtt gud (100)
                  Us = 0001 and fife shifted test (32 pass)
                 DZ = 55, aa, 99 and 66 shifted test (4 pass)
                     Di = ADDRESS test (address to address)
                                  10 = 0000 and fiff test
                                  ----DYNAMIC RAM test----
                                                   HO ¿
                                     -NON TEN BON-
 D i II2BF i +2FB i -2FB i CHANII CHANSI FINE i EXI i E/10 i
    C : SEGO : POTO : WORM : SINGL! AC : LFREJ! HFREJ! DC
B | BEPDALLE, ONFDS| PCS | ONDS | DCS | ONDS | DC205|
A ! REMOT! BDWHL! OVLD1! AC1 ! GND1 ! DC1 ! GND1 ! DC501!
 i 8 i Zi 9 i Si bi E; Z; t; ox
          e i DC20 i DC20 i 1810.D i EXIVIO i SINGTE i
 JASINI i
             i
                  I NOKK
                           2 i end i end i de i ext
ו סעבקבה ו
         i NEC
                  DTUA !
 I ROMINC
                          i HEBET i LINE
                                           OU i
         i SEONCE i LOS
                           i FEBEN i CHS
                                          3 i QND i CND
: REMOTE !
         ; KEADY ;
                           i CHI
                                     J∀ i
C ; CHI ; CHS ; LB CBC ; LB SCE ; LB WODE ; L SC ; WISCEC ;
             Al to D8 => select LED on (with O cleen)
              <eb> => kefaku fo CACTER REGUENCE (1-9)
  100 =) sample CYCLE select or 7-0 => SPEED select
                                     -NGH GET LON-
                                       H => command HELP
                                           CO = TED (621
                                 ----FRONT PANEL test----
                           CS = 601 % SMILCHES PHORE feet
                                          C = ENTT LEST
                            C1 = POT & SWITCHES full test
                                           CO = TED 4524
                                 ----FRONT PANEL test----
```

and the contract of the contra

```
ċ
                                                 خ
                                                 ن
                                                 خ
                                   I- = FULL TEST
                                    IS = RTC read
                                    tes JTA = II
                           10 = BIC SCALERS test
                                 ----BIC f62f----
                                             S IH
                                                ٤
      VC = PROGRAM EXIT
                                     <ro>>= RUBOUT
                                  <cr>>= CONTINUE
   ADTAMA938 ATAC =<q2>
                            / = PRINTER on/off
I = PRINT EKROR on/off
    ; = CPU RUN on/off
                          110/no 9001 ISBI = .
    : = RUN ERR on/off
                          : = SIOP ERR on/off
     RESIARI PROGR
                                 (It)= IES1 EXII
                             1581 [[e : - = u
  qish noijqo : H = n
                    1531 Dilioads : 6 01 0 = 4
         = 84ME IESI
                      Z
                                  \lambda = DEBNGGEK
   X = SMITCHES SIATUS
                            M = WISCERF IMBRES
                                  nu = CPU test
   \Lambda = DSO ADDR TABLES
     In = TIMEBASE test
                             Sn = STAT RAM test
                                   isat sng = un
       Bu = B8-535 feet
                              fest MAR ddA = no
      Pn = DISPLAY test
                               Jest XAMNIM = AM
    NU = CALIB DAC test
      Jear Jalliom = mi
                                Ku = LIWER fest
                             In = RT CLOCK test
     THE BOSS LEST
                                 fest AIGO = no
              H = HECL
     EU = EBA DISK feef
                                Eu = EBBOM 1821
                            Cn = FRONT PAN test
      In = DYN RAM test
    B = B001 C50 \ EON
                                  An = ADC test
                                              H \stackrel{\circ}{\sim}
                                  0- = ENF\Gamma LESI
           G4 = not implemented (use IEM-PC-AT)
                            betremelqui for = 80
                QS = INTERR (both sources) test
               Of = SER POLL & ADDR REG W/R test
                         20 = SMILCHES Legg feef
                          ----1591 INOM BIM9----
                                             H9 &
           #### notionul bainsmaldmi Jon #### F
```

```
test Misterono Has = PN
                                                  N3 = DAC/ADC test
                                             N2 = PROBE CAL AC test
                                      MI = PROBE CAL DC calibration
                                               noiterdiles DAU = ON
                                             ----test DAC test----
                                                               HN &
                                                                  خ
                                                                  خ
                                                     W- = FULL TEST
                            MA = RE-READ MIN/MAX (INDIR WORD format)
                               M3 = WORD INDIR write addr access (4)
                                   M2 = WORD DIRECT addr access (74)
                              WI = BATES INDIR write addr access (4)
                                  WO = BALES DIRECT addr access (34)
                                               ----test XAM\NIM----
                                                              HW &
                           L9 = UNSIGN LONG test (65536) take 43 min
                           T8 = SIGNED FONC feet (65536) take 49 min
                                                     L- = FULL TEST
                         L7 = UNSIGN SPEC PATTERN test (direct addr)
                         L6 = SIGNED SPEC PATTERN test (direct addr)
                                       TE = ENSIGN SONVERE (SE)
                           L4 = UNSIGN INDIR write access test (342)
                               FS = DNEIGN DIRECT access test (342)
                                       (98) leaf BRANDS GENEIS = 27
                           C1 = SIGNED INDIR write access test (380)
                               LO = SIGNED DIRECT access test (380)
                                            ----Jest RBLIFLIER test----
                                                              HT &
                              K- = SHOW1 1ES1 (9 sec fest tow IV16)
                                       KO = FULL TEST (80 sec test)
                                                 ----12ef HAMIT----
                                                              S KH
                                                     -9-I-0-0
                                             16 = 9401-2 CARD tests
                                CBS#CILILSESE#ESE#E0E#IININSBE
                          CBQ-E-K-D-2-0-W-F-E-M-C-K-0-V-1-N-
                                   12 = 11 % 13 FULL DSO tests (CS)
                                             CERTOSETHONINSBE
                          CBG-E-K-D-8-C-W-L-P-N-C-R-6-A-T-I-U-
                          UM = UI & US FULL SAMPLE MOTHER CARD test
                               CBS#CILIESESE#ESE#E0E#IININSEE
                                 33 = ALL FULL 9400 INTERACT. tests
                                             CERTOSET ON INSER
                               UZ = ALL 9400-1 INTERACT, tests ONLY
```

CBG-E-K-D-3-0-W-F-E-C-B-C-V-1-1-M-

ut - ALL NO INTERACT. teste

```
Tara OUANDAD = EM
                     NS = PROBE CALL AC 1831
              MI = PROBE CAL DC calibration
                       noiterdiles DAU = ON
                     ----ISPIDAC test----
                                       HN ¿
                                          ن
                                          ٤
                             W- = FULL TEST
  M4 = RE-READ MINVMAX (INDIR WORD format)
      M3 = WORD INDIR write addr access (4)
          WS = MORD DIRECT addr access (74)
     WI = BAIES INDIR write addr access (4)
         MO = BATES DIRECT addr access (34)
                       ----J291 XAM\NIM----
                                       HW &
 T6 = CHRIGH FONG (6558) (6558 43 min
 T8 = SIGNED FONC (622 (92236) (9K6 48 Win
                             L- = FULL TEST
L7 = UNSIGN SPEC PATTERN test (direct addr)
L6 = SIGNED SPEC PATTERN test (direct addr)
               TE = ONRIGH RONARE (50)
 L4 = UNSIGN INDIR write access test (342)
       FS = DNRIGN DIRECT access test (342)
               FS = SIGNED SONVE feet (39)
 FI = SIGNED INDIR write access test (380)
       FO = SIGNED DIRECT access test (380)
                    ---- jest ABILITIUM----
                                       S TH
     K- = SHORT TEST (6 sec test for 1/16)
              KO = FULL TEST (80 sec test)
                         ----Isel REMII----
                                       5 KH
                              6-0-1-0-8
                     90 = 9401-2 CARD tests
       CB24C161656364K3K4C0E411NINSEE
 CRG-E-K-D-S-0-W-F-6-N-C-B-C-∀-1-I-F-
          12 = 11 % 13 ENFF DSO (5262 (CS)
                     CB24CSE4MONINSBB
 CBG-E-K-D-S-O-W-F-b-N-C-E-G-V-L-1-N-
 J4 = JI & J2 FULL SAMPLE MOTHER CARD test
       CRESCIETESESESESES COESTININSEE
        13 = ALL FULL 9400 INTERACT. tests
                     CBRHCSETHONINSEE
      US = ALL 9400-1 INTERACT. tests ONLY
 CBG-E-K-D-S-G-M-F-P-N-C-R-G-A-T-1-U-
               UI = ALL NO INTERACT. tests
                            51581 774 = Or
```

(%,) ditu goof goto, isət goof got 9001 tb = -b

THE FREEDOM HIST - DN

```
ć.
                                                  è
                                    2- = Enrr 1E21
                            S4 = NON-NON = +S
         (32 = 0001 and fife shifted test (32 pass)
        (seeq 4) feet beflick do bne 99,ee,88 = S8
            Si = ADDRESS test (address to address)
                           $6 = 0000 and fiff test
                           ----STATIC RAM test----
                                               HS &
                       RS = RS232 FULL DUPLEX test
                                     B- = FULL TEST
      RA = PORT-2 -> PORT-2/1 test (external conn)
      RS = PORT-1 -  PORT-1/2 test (external conn)
        RZ = PORT-2 LOOP BACK test (internal conn.)
        Ri = FORT-1 LOOP EACK test (internal conn)
                            RO = PORT-1/2 reg test
                           ----1291 TAO9 SESSA----
                                               S BH
                                                  Ċ
                                     0- = FULL TEST
               (See DATA BUS test (38 in DMA mode)
            Q2 = ADDRESS BUS test (65 in DMA mode)
01 = SAMPLE CYCLES test (8 in DMA mode with 4928)
00 = HALT RESET INTER & STATIC BUS test (6 cycles)
                                  ----1501 SNB----
                                               H0 &
                                    B- = ENFT LEST
                       bd = DISBURY LINAERITY test
                   PS = DISPLAY VECTORS SPEED test
                P2 = DISPLAY VECTORS LENGTH calibr
     bi = Disbrak scheen size and intensity calibr
                           PO = DISPLAY PAGES test
                              ----1581 VA.19810----
                                               Hd ¿
                                    0- = ENTY LEST
                    04 = BXIE fest (001f and ff00)
        (ssed SS) isai ballida alil bas 1000 = SO
        (aseq 4) iset betitida de bas 80,66,88,88 = 20
```

(ssauppe or ssauppe) isa: SSBWMTV = 10

1581 1111 DUE 0000 - 36

A COM THE PART OF THE PART OF

```
0- = ENCC LEST
                       04 = BXIE feet (001f and ff00)
           03 = 0001 and file shifted test (32 pass)
          O2 = 55, as, 99 and 66 shifted test (4 pass)
               OI = ADDRESS test (address to address)
                              1291 1111 bas 0000 = 00
                         ---- PED DYNAMIC RAM test----
                                                 S OH
                                                     ċ
          iuf \ = lesleg (4928) I -> \ incr priority
                                      int 5 = TRIGGER
                   8149 = 9 141
              z - z = z = t + t = t
                                     I = RS - SS - I
            i\nu f S = (EFEA DISK)
                                      int 1 = FRT PAN
                 P202000-P202006 = 88H INBUT CNTR
             P202800-P204ffe = 2nd D15PLAY PAGE
             M P200000-P2027fe = 1rst DISPLAY PAGE
        M B+h400000+h800000 = dir acc MULT & MIN/MAX
      M B P380000-P311111 = VDD KWW (ou cast connect)
                    U&L h300000-h37ffff = ADC1 & ADC2
      (W) N280000-N2fffff = reserved (N288xxx = 4928)
                    M B PS00000-PSXtttt = DANAMIC RAM
                          W hifo000-hiffff = TimeR
w L hieocochieffff = DISLAY PAGE (% START ACCES RAM)
              W L hidoooo-hidffff = NON VOLATILE RAM
           W E PICOOOO-PICEEL & MIN/MAX
                  n PIP0000-PIPttt = E2-5350 1 € 5
      W/L hisoboo-hisifff = FRONT PANEL & INPUT COUPL
                       M PISCOCO-PISCULE LIMERASE
         USL hisocoo-histfff = GPIB, RTC (& FLPY DISK)
                       P080000-P17ffff = reserved
                          MO00000-MO74fff = EPROM
                                                     ٤
                                       \Omega - = E\Omega\Gamma\Gamma 1631
                                        N3 = B001 CbN
                                U2 = AUTO-REROOT test
                           NI = BOOT CHU AND RUN test
                NO = SAMPLE CPU CYCLES test (7 first)
                                  ----)581 NdO----
                                                 .H∩ ¿
                              1- = IDC KESBONSE feet
                                     ----1501 OUL----
```

ئ H1 ئ ئ

```
PSO6
PSO6
PSO6
N & A
& A
& & A
```

```
CEREJ HEREJ DC 3 LTR6
                          SINCE AC
                                   3:[SEGU AUTO NORM
                    Ou
                         CMD
                                IJ∀
                                    S: [READY TRID][OVLD
ICOOI FOHS
             RMD
                    Ou
                         GND
                                BDMH CONFD YC
             QND
DC201 FCHI
                                                I: REM
B--ERONI PANEL LEDS AND FRONT END COMMANDS (Shift reg)
   PS02000 = CMT CH(18S) PS02006 = 580BE CMT ->MDC ] 984
            PSO2008 = IBIG HI FEA PSO2009 = IBIG FO FEA
               P502000 = 0EES CHS
                                    P502004 = 0EE8 CHI
               PSO2005 = 0PIN CHS
                                     P502000 = CVIN CHI
                               A--SAMPLE&HOLD RAM ADDR
```

7750

-SCP3[CHAN1 CHAN2 LINE EXT

BMCI BMCSJCEXIVI +EDGE -EDGE --- 1 CIRG

THFR/ TAC/

OIZ

017

1150 0\*8/ 0\*t/ 0\*5/] CCHI

0%8/ 0%t/ 0%5/] CCHS

TLF\1 CTRG

E/101 LTR6

### \*\*\*\* hit <cr> to continue \*\*\*\*

2:[1CHI/ 1CH5/ 1EXI/ 1FIN/ 1DC/

8:[HI/20 VC/DC \I

6:[PRCAC ---

418+] J48I 4

N:[HI/20 VC/DC \I

```
SK-P SK-2 SK-t SK-3 SK-5 SK-1 >
         PIRODOS < SCIND PARE STORE SK-9 SK-8 SK-7
    E-ECT E-ECT D-MEM C-MEM B-EXP A-EXP >
        PIROOS < --- SELCT REDEF CHANZ CHANI
    BDMH SGRID CUMKR CUTME CUVLT CUTRK >
                   h1a003a < spare --- --- ---
        INSPL RESET
    TRSC- TRSC+ TRCP- TRCP+ TRMD- TRMD+ >
        P130034 = VOLT/DIV 2 P130032 = VOLT/DIV 1
            P190030 = LIWE/DIA P190035 = LIWE WAG
     PIGOOSE # PRCAL/DAC(12st)
                                    P19005c # TEMP
            PIGOOSE # TRIG LEV
                                   P190058 # OAFD I
                              hiaco24 # P GRID INT
             Z 470050 # 9Z00914
         P190050 # 6 OEEREL 1 P190055 # B INTENSITY
        hiacoic # P OFFSET 2 hiacoie # P VAR GAIN i
        hiacola # P VAR GAIN 2
                               PIGOOIS # P TRIG LEV
        PIGOOIS # P2 VERT GAIN
                                      11 # PIOOEI4
         PIGOOIS # P2 VERT POS
                                      13 # 0100F14
          P14000e # P2 HOR P05
                                      Ma000c # P1
         hiacoca # P2 TR DELAY
                                      14 # 8000e14
         PI90000 # ES KEE COKS
                                      114 # 4000e1f
        PIGOCOS # P2 DIFF CURS
                                      P190000 # 51
C--ERONT PANEL (POT&SW) and FRONT END READ (#=interr)
```

```
私
                                                            艺
                                                            15
                                                            表表
                                                            认
                                                            表表
                                                            λŚ
                                                            ċλ
                                                            ٨Ś
                                                            ۵٨
                                                            61
                                                            λŚ
                                                            45
                                                            å.k
                                                            ćλ
                                                            ۵Ă
                                                            表表
                                         ----DRO DEBNOGEK----
                                                          λ¿
                                                            21
          pub =NE CACRE (4qið þex) =0 FOOb <0 SBEC oblion
            (xad pib4) ATAG= vvd
                                    haaa =ADDRESS (6dig hex)
                                  sufate DAJA=
                                                             χ
               =FORMAT BYTE / WORD / DMA hold
                                                         F hr
                                 =LINES STATUS
                    UPO POLUE / BULAY TA=
                                                   BBBH VVH A
                            =IRACE CPU (list)
                                                            1
                    =EXECUTE CPU SINGLE CYCLE
                                                            Ε
               =NEKIEY (after P or I option)
                                                            ٨
                 (6084 01) --- (8) <-AS
                                       =INSERT
                                                   vvd seed I
                 (00P4 0) --(P)<-P
                                                       P haaa
                                          TU9=
                  (smifn) ++(E) < -v
                                        W hasa hvv hnn =WRITE
                  (amil n) v<-++(£)
                                                   and seed A
                                        =READ
                  (viinsv) v<-v (s)
                                         =8E1
                                                   vvd seed 8
                             ^<-(₽)
                                     YAJ92IU=
                                                       BEER U
                                       Nd0 09=
                                                       G haaa
                                (tasar) AABJO=
                                                            Э
                                     =B001 CbN
                                                            9
                                                           弘
                                                           表人
doot iset on (*)
                    (t) no kun error
                                           HONNE GOTS OF (:)
He faire on (V)
                  (/) no print error
                                                Hed ugo (,)
                                                           사
                                                           支払
                                           --88990680 080----
```

```
(P000199) P3Sqs B2M Ekom
                                     (h00016a) hille RsW Prom
                                     (P205014) holed W W DRam
                                     (h000176) h01e0 RsW Prom
                                     (h000168) h51c8 RsW Prom
                                     (h000166) h32d8 RsW Prom
                                     (h00016a) hiffe RsW Prom
                                     (P205012) h0000 W W DRam
                                     (h000174) h0000 RsW Prom
                                     MO39 Was Boild (8810004)
                                     (h000166) h32d8 RsW Prom
                                     mor4 WaR offit (ab1000d)
                                     (h205010) h4ef9 W W DRam
                                     mor9 Was @latd (ST1000d)
                                     (h000168) h51c8 RsW Prom
                                     (h000166) h32d8 RsW Prom
                                     (h000164) h5380 RsW Prom
                                     (h000162) h0004 RsW Prom
                                     (h000160) h0000 RsW Prom
                                     (h00015e) h203c RsW Prom
                                     (h00015c) h5010 RsW Prom
                                     (h00015a) h0020 RsW Prom
                                     (h000158).h227c RsW Prom
                                     (H000126) H0172 RsW Prom
                                     (h000154) h0000 RsW Prom
                                     (h000152) h207c RsW Prom
                                     (h000150) h4e71 RsW Prom
                                     Mod4 WeA 02104 (5000004)
                                     (h000004) h00000 RsW Prom
                                     (h000002) h0000 RsW Prom
                                     39049 WaR SECON (000000A)
                      TRACE RUNNING CPU (<sp>) or new option)
                                                            \lambda
                                                            表
                                                            ۵A
                                          (:) no stop error
                    (i) no run error
doo! 1581 OU (*)
                                               fied ugo (,)
                   (/) no print error
Me daine on (V)
                                                            私
                                                            Ċλ
                                                           表表
                                                           ∍. Å
```

```
CBS4C151555354B3E400E411NINSBB
            13 = ALL FULL 9400 INTERACT. tests
          US = ALL 9400-1 INTERACT. tests ONLY
      CBG-E-K-D-3-0-M-L-P-N-C-R-G-A-T-1-U-
                    UI = ALL NO INTERACT, tests
                                 51581 778 = Or
( . Aliw gool gols) isst gnol not 9001 ib = -b
                                           Hit o
```

CBS4C151555354B3E4C0E411NINSBB CB0-E-K-D-2-0-W-F-b-N-C-B-0-V-1-1-0ne = ni % na ENTT DBO (6818 (CB) **CB24CSE4MONINSBB** CB0-E-K-D-2-0-W-F-b-M-C-K-0-V-1-1-N-14 = 11 % 12 FULL SAMPLE MOTHER CARD test

79 = 8401-5 CVKD (5212

CB24CSE4MONINSBB

-9-I-0-B

```
(h000166) h32d8 RsW Prom
                  (h00016a) hiffe RsW Prom
                  (P205014) holeo w w DRam
                  (h000176) h01e0 RsW Prom
                  (h000168) h51es RsW Prom
                  (P000166) h32d8 RsW Prom
                  Model War pitte Real (6.51000A)
                  (P502015) P0000 M M DR9W
                  (h000174) h0000 RsW Prom
                  mor9 Was 80124 (8610004)
                  (h000166) h32d8 RsW Prom
                  (h00016a) hiffe RsW Prom
                  (h205010) h4ef9 W W DRam
                  (h000172) h4ef9 RsW Prom
                  MONTE M28 R5M Prom (500004)
                  (h000166) h32d8 RsW Prom
                  (P000164) P5380 RsW Prom
                  (P000162) h0004 RsW Prom
                  (h000160) h0000 RsW Prom
                  (h00015e) h203c RsW Prom
                  (h00015c) h5010 RsW Prom
                  (h00015a) h0020 RsW Prom
                  (P000128) PSSNc RsM Prom
                  (h000156) h0172 RsW Prom
                  (h000154) h0000 RsW Prom
                  (h000152) h207c RsW Prom
                  (P000120) P4571 RsW Prom
                  mora Was Octon (5000004)
                  (R000004) P0000 RsW Prom
                  mor9 WaR 0000A (200000A)
                  (P000000) P0022 RsW Prod
   TRACE RUNNING CPU (<sp>) or new option)
                                         心人
                                         表表
                        homma dolla on (:)
 (t) wo knu skkok
(/) no print error
                             Hed ugo (,)
                                         私
                                         ćλ
```

doo; )sa; ou (\*)

He fuird on (/)

ひきとことと ことととこ

心人 心人

## CHAPTER 4

## CYBLES AND CONNECTORS IN THE 9400

Table of Contents

4.1 Introduction

4.2 Warning

.3 List of Cables

This section is a compilation of data for the cables and connectors used in the 9400 DSO. For information on the part numbers and further information use Chapter 6. The positions of the cables are shown in the diagrams accompanying Chapter 4.

atarey 2.2

1.4

## 4.2 Varning

- you are sure that this action will not cause damage.
- Do not insert any connector while the scope is under power, unless you are sure that this action will not cause damage.
- Some cables carry high voltages when the DSO is under power. These voltages may persist after the DSO has been switched off, and therefore great care is needed when handling these cables. (5.3)
- Some connectors are very firmly seated, for example the small coaxial SMB connectors linking the ADC and TDC boards to the 9400-1. These should never be removed by pulling the cables.
- Removal of certain cables when the scope is running will cause damage, for example the cables from the 9400-2 to the deflection yoke. If the deflection current is lost in one direction, the trace becomes a brilliant point will probably damage the phosphor irretrievably.

The following list is of cables with a connector at each end.


3¢ IDC S-row	34 ribbon	5-0076	1-0076	Panel control	9Н
Connector	Сарде	οŢ	LLOW	Function	Title


The following list is of cables which are anchored at one end.


8	в соток	1-0076	дзск	RS232 plotter	
8 2-row	8 сојог	1-0076	рвск	RS232 comms	
16 2-row	rippou	1-0076	ряск	GPIB data	SH
26 2-row	rippou	T-0076	Васк	GPIB data	ÞΗ
3 J-row	ς λγ\&rn	7-0076	хоке	Y deflection	H3
3 1-row	2 rd/blu	7-0076	Хоке	X deflection	H3
8 J-row	L	7-0076	<b>L-00</b> 76	CRT services	
12 2-row	у рузск	1-0076	86-0076	50 Hz+battery	
l spade	l black	T-0076	9400-9B	Ground link	
e prown	9	T-0076	∀6-0076	DC power	
3 prown	3	7-0076	¥6-0076	DC power	
əpeds 4	<b>ヤ</b>	F.P. Sw	96-0076	Line power	
12 brown	7	₹6-0076	86-0076	Line power	
Connector	Cable	Free	Fixed	Function	Title


The following list is of cables which are anchored at both ends.


Title Function From To Cable
Battery current Battery 9400-9B 4 wires














9400-7 CRT BOARD

DZ Z Λ SI-Λ SI+ Λ 09 Λ 009

Connections in order:

#### CHAPTER 5

#### VZZEWBLY AND DISASSEMBLY

#### Table of Contents

Changing EROMS	٤٢.٤
Cathode Ray Tube	5.22
Low Voltage Power Supplies	12.2
8700 D20 Back Panel	5.20
9401-2 DWA Board	51.2
9401-1 Power supplies	11.2
6700-9B Power Board	01.2
9400-9A Power Board	6.2
6700-8 CJock Bus	8,2
9400-7 CRT Board	۲.2
6700-6 GPIB Board	9.2
9400-5 Front Panel Board	2.2
9400-4 TDC Board	7.2
9400-3 ADC Boards	€.2
9400-2 Display Board	5.2
9400-1 Main Board	1.2
Notes on Mechanical Assemblies	0.2

## CHAPTER 5

## VZZEMBLY AND DISASSEMBLY

## Table of Figures


9400-9A Power Supply Board, Front View	1.6.2
9400-7 CRT Board, Component Side	1.7.2
Cables of 9400-6 GPIB Board	1.9.2
9400-5 Front Panel Board, Rear View	1.2.2
Cables of 9400-4 TDC Boards	1.4.2
Cables of 9400-3 ADC Boards	1.6.2
Left Side View of 9400, Covers Off Cables of 9400-2 Display Board	
Plan of 9400-1 Board, Component Side Plan of 9400-1 Board, Underside Right Side View of 9400, Covers Off Front End Shield Assembly	1.1.2 2.1.2 5.1.2 4.1.2
Disassembly Diagram Side View of 9400 DSO, Covers on Internal Plan View of DSO, Showing Location of Boards	0.0.2 1.0.2 2.0.2

Before removing any parts from the LeCroy 9400 DSO be sure to read carefully the instructions referring to those parts, noting any precautions needed to avoid problems caused by mechanical behavior, static electricity, high voltage supplies, etc.

The 9400 DSO is built in a proprietary case which provides a sturdy mechanical support and electromagnetic screening, as well as providing good access to the boards.

Some parts are fitted with springs, while others, such as the PCB retaining bar, <5.0.2> may be slightly stressed. In either case, care is needed while disassembling, because screws, nuts, washers or springs which get lost in the DSO can be hard to retrieve.

Disassembly procedure. Any board can be removed only if any items higher in the diagram, and connected by a solid line, are already out. The reassembly procedure.



1.0.2


The top and bottom covers are each secured by four plated screws, <5.0.1.A> for which a suitable large driver is needed. To remove the bottom cover turn the handle to the forward position <5.0.1>. In removing and storing the covers and when working on the DSO care should be taken to avoid any chance of chipping the external paintwork. Removal of the bottom cover gives access to the 9400-1 mother board, while removal of the top cover gives access to most of the other while removal of the top cover gives access to most of the other board, except the 9400-9B, which is attached near the bottom of the boack panel.

#### 5.0.2 Removal of the PCB Retaining Bar


This bar <5.0.2> holds the 9400-2, 9400-4, 9400-6 or 9401-2 in place against the lower restraints, and it must be removed if any of these boards is to be removed. In some older DSOs the lugs on the PCBs did not penetrate far enough into the slots in the bar, resulting in a board occasionally slipping out of place. More recent bars have an extra piece rivetted on the underside. In case of trouble a new bar can be ordered, or a local modification could be done. Note that elasticity of the bar can make screws jump into the DSO when loosened. The bar is lixed with four screws and lockwashers. <5.0.2.B> <5.1.3.B>.


#### 5.0.3 Removal of the Clock bus board 9400-8

This is the little board at the front right of the DSO, <5.0.2> across the top of the two ADC boards and the TDC board. It is attached to the top bracket with two screws and lockwashers. <5.0.2.A> Be careful to replace it after any work on the boards, and make sure that the connectors are well aligned before pushing it home.



LIVN AIEM OF 9400 INTERIOR SHOWING BOARDS






NADERSIDE VIEW OF 9400-1 MAIN BOARD

Figure 5.1.2

In order to remove this board it will be necessary to remove the two covers (5.0.1) and the five boards coupled to the 9400-1, the 9400-2, two 9400-3, 9400-4, and 9400-6 or 9401-2. (5.2, 5.3, 5.4, 5.6 or 5.12) The DSO should be stood on its back panel with the screen at the top. Once the four boards are out, the ten screws, <5.1.2.A> can be removed, followed by the two at the right side of the DSO which hold the frontend heat sink to the case. <5.1.3.A> Next, the heat sink must be the order to the frontend, by removing two screws <5.1.1.F> taking care to retain the two springs and the washers. The springs are needed to maintain good contact between the heat sink and the heat sink can then be removed. Disconnect the RS232 cable <5.1.1.B> and the front panel cable <5.1.1.A> from the top of the 9400-1. Later DSOs do front panel cable <5.1.1.A> from the top of the 9400-1. Later DSOs do not have springs.



KICHI SIDE AIEM OF 9400, COVERS OFF


#### Figure 5.1.3


The 9400-1 is now free from the case, but is trapped by the three BNC connectors and the two probe calibrator terminals at the front, and by the power connector at the back. With care, the back of the board can be eased toward the front of the DSO until the power connector just clears the lip of the case, enabling the back edge of the board to be pulled out sufficiently to enable the three cables <5.1.1.C+D+E> at the rear of the board to be disconnected. The board can now be lowered, freeing the three BNC connectors and the calibration terminals from the front panel. With great care, the 9400-1 can be removed without disturbing the 9400-2, but this should be done only by LeCroy personnel disturbing the 9400-2, but this should as case replacement needs to be done with care also, to ensure correct alignment of the long connector done with care also, to ensure correct alignment of the long connector between the 9400-1 and -2 boards.

The replacement procedure is the reverse of the removal procedure. Stand the DSO on its back. Care should be taken to use a suitable quantity of heat sink compound between the hybrid and sink, and between sink and case. It is very important when installing the heat sink to lift the two frontend hybrids (HVV), almost out of the Berg connectors, so that the heat sink can exert pressure on them when it is replaced.

Replace the RSS32-C connector. Offer up the board to the case, and poke the three BMC sockets and the probe calibrator terminals through the holes on the front panel. Then attach the three cables at the back of the board. Next, carefully flex the board enough to lift the large brown connector over the lip of the case. If you left the 9400-2 in place, very carefully push home the 9400-1 so that the connectors mate correctly, remembering that the pins are easy to bend. At this stage correctly, remembering that the board into its final position and to insert the 10 retaining screws.

At this point the frontend heat sink should be attached. Push it into place and press it down until you can just attach the nuts or screws (depending on the ECO), which hold it to the board. Do not push too far, let the tightening of the nuts do it for you. Finally, screw the heat to the case.






CVETEZ CONNECLED LO LHE 6700-5 BOVED

The 9400-2 display board is situated along the left side of the DSO. <5.0.2> To remove it, first remove the top cover (5.0.1) and the PCB retaining bar (5.0.2). There are several cables connected to the 9400-2; their positions can be seen in <5.2.1>.

- Remove the two cables which lead to the deflection yoke.
- Remove the cable which leads to the 9400-7 board on the end of the impedance low enough to cause a very unpleasant electric shock, the effect of which may make you hit some part of the DSO.
- Remove the power cable with the brown connector.
- CRT, taking great care not to touch the metal. On no account allow the free end of the cable to get near any circuits. Touch the free end of the cable to get near any circuits. Touch the free end of the cable to an unpainted part of the case, for at least one second, and repeat until no spark is seen or heard. This ensures that even if the discharge is oscillatory, no significant charge tool which is first placed on the case, and only then placed on the CRT receptable. Note that the EHT voltage is 11 kV; a shock at this fool which is first placed on the CRT receptable. Note that the EHT voltage is 11 kV; a shock at this level can be serious, especially if you have one hand on the chassis and one on the EHT. The usual rule holds good use one hand only.

The four screws <5.2.2.A. which secure the 9400-2 to the case can now be removed, and the board can now be removed vertically from the DSO, making sure that the EHT cable is kept away from PCBs, as some charge may remain.



TELL SIDE AIEM OF 9400, COVERS OFF

5.3.2

The procedure is the reverse of the removal procedure. The same precautions against high voltage are needed. It is a good idea again to ensure that both CRT and board are discharged. A convenient ground point on the 9400-2 is the top of the large resistor at the top left of the board, seen from the component side. Before fitting the top two screws, make sure that a suitable amount of heat sink compound is present. It is easier to install the CRT focus/brightness cable if the present. It is easier to install the CRT focus/brightness cable if the present. It is easier to install the base of the CRT, and is put back on the CRT after the black plug has been installed on the 9400-7.

#### 5.3.1 Removal of the 9400-3 ADC Boards

The 9400-3 ADC boards are situated parallel to the right side of the DSO. <5.0.2> The left one is for Channel 1; the right for Channel 2. To remove either board requires removal of the PCB retaining bar. (5.0.2) In order to remove ADC board 2 it is necessary to remove ADC board 1 first. The clock bus board, 9400-8, must also be removed. (5.0.3)

Before an ADC board can be taken out, its signal input cable must be removed from the 9400-1, which needs care, as the SMB connector is seated firmly. On no account must the cable itself be pulled. On the back of each ADC board is a rather bulky delay line. Make sure that in lifting out the board that this coil does not foul any parts on the next board to the right, especially the small coaxial cables.

#### Replacement of the 9400-3 ADC Boards

This is a straightforward reversal of the removal procedure, requiring care in placement of cables and insertion of the card into the large socket at the back of the 9400-1; it is rather easy to bend pins if there is a misalignment. Do not forget to replace the clock bus; without it there will be no results.

Removal of this board must be preceded by removal of the PCB restraining bar (5.0.2), 9400-8, (5.8) and both 9400-3 (5.3). The next step is the careful removal of both SMB plugs from the 9400-1, not by pulling the cables, but by pulling the plugs, which can be quite firmly seated. The board can be lifted out vertically. Make sure that while a board is being examined, repaired or stored, the two coaxial cables do not get damaged.

#### 5.4.2 Replacement of 9400-4 TDC Board

The replacement is straight forward, the only requirements being careful alignment of the main connector, and correct connection of the two SMA plugs into the correct sockets. Place the two coaxial cables in a way which will cause the least disturbance when the neighboring ADC board is inserted. The two cables on the 9400-4 board are labeled POS and NEG, and they should be plugged into POS and NEG respectively on the 9400-1. Do not forget the 9400-8 board. If you do not put it back you get no waveforms on the screen.


#### 5.5.1 Removal of the 9400-5 Front Panel Board

In order to remove this board first remove both covers. (5.0.1) Next remove the ribbon cable from the 9400-5 board. <5.5.1.D> Now remove the four nuts at the corners of the front panel. <5.5.1.A> Remove four spade terminals <5.5.1.E> from the power switch, making sure that they can be put back in the correct positions. The front panel assembly can main front panel board, 9400-5A, they must be separated from the panel. All the rotary knobs must be removed, which means taking off all the caps (careful, soft plastic) and loosening the nuts. Then the twelve caps (careful, soft plastic) and loosening the nuts. Then the twelve screws with lock washers can be removed, <5.5.1.B> which frees the screws with lock washers can be removed, <5.5.1.B> which frees the seriet fixed by soldering the terminals. The plastic parts are easily damaged by heat. When replacing a push button, take great care to achieve good alignment, to avoid sticking when the button is used.

Note that the LEDs are graded before assembly into three colors, to achieve a uniform appearance. The LEDs are yellow, and they are graded into greenish yellow, yellow, and orange-yellow. These are referred to sa "green", "yellow" and "orange" for convenience. The replacement as take a single LED from as far from the others as possible, e.g., "yellow" and "orange" for convenience or match the rest. If the available replacement does not match, take a single LED from as far from the others as possible, e.g., "The poorly matching one then becomes the singleton. Never put a poorly matching one then becomes the singleton. Never put a poorly matching one then becomes the singleton. Never put a poorly matching one then becomes the singleton. Never put a poorly matching one then becomes the singleton. Never put a poorly matching one then becomes the singleton. Never put a poorly matching one then becomes the singleton. Never put a poorly matching one then becomes the singleton. Never put a poorly matching one then becomes the singleton. Never put a poorly matching one then becomes the singleton. Never put a poorly matching one then becomes the singleton. Never put a poorly matching one then becomes the singleton. Never put a poorly matching one the poorly matching one the property of the poorly matching one the property of the property of the poorly and the property of the poorly of the

To change the fine gain potentiometers, remove the 9400-5B by undoing the four screws. <5.5.1.C>

The replacement procedure is the reverse of the removal procedure. Take great care when fitting the 9400-5A to the panel that each push button is free to move in and out to the full extent of its travel.



KEVE AIEM OF 9400-5 FRONT PAUEL BOARD


Remove the PCB retaining bar (5.0.2) and then detach the two ribbon cables from the 9400-6 board. They are of different sizes. Note the orientation - they are both color coded. The larger cable has line 1 at the top, while the smaller has line 1 at the bottom. The GPIB board can now be removed. Note that on a few 9400 DSOs the units were supplied with wrongly color coded or wrongly polarized cables. The best procedure is write down the orientation of each cable and to put it back in the original position.

#### 5.6.2 Replacement of the 9400-6 Board

Simply reverse the procedure of 5.6.1.

#### 5.7 Removal and Replacement of the 9400-7 CRT Board

Ease the board carefully towards the back of the DSO, until it is free. Detach its cable from the 9400-2 board. In some cases it may be easier if the power cable from the 9400-9A to the 9400-2 is previously detached.



LEONT VIEW OF 9400-7 CRT BOARD

5.9 9400-9A and 9400-9B Power Supply Boards

8.2

These two boards cannot be simply removed. For information on the 9400-9A see (5.21) and for 9400-9B see (5.20).

5.12 Removal and Replacement of 9401-2 GPIB and Memory Board

This board is fitted in later 9400 DSOs in the position previously occupied by the 9400-6 GPIB board. The procedures for the 9401-6 are the same as for the 9400-B. (5.6)

5.20 Removal of the Low Voltage Power Supplies

5.20.1 Removal of the Block of Four

The four main DC power supplies of the 9400 DSO are situated on the should be removed only as a block of four, after which they can be should be removed only as required.

Remove the line power cable from the 9400-9A, noting its position. Remove the power cable from the 9400-2, <5.2.1> so that it is connected only to the 9400-9A. There is still one cable connected to the 9400-9A on the other side, but it cannot yet be moved.

Remove the lower set of four countersunk screws <5.21.1.A> from the back panel, and the outer two upper screws <5.21.1.B>. Now, holding the front of the 9400-9A and the block of power supplies very carefully, so that they do not hit the CRT or the 9400-1 board, remove the last two screws <5.21.1.C> from the back panel. It should now be possible to lift the power supplies up enough to reach underneath and pull out the lift the power supplies up enough to reach underneath and pull out the now completely free from the 9400 DSO.


5.20.2 Replacement of Power Supplies

Simply reverse the procedure of 5.20.1.

5.20.3 Removing an Individual Power Supply

Remove the block of power supplies (5.20.1).

Each power supply is held to the 9400-9A by two latches, <5.20.1>, which can be released by taking out the two screws.




the front panel, it is difficult.

This can be done without removing the block of low voltage power cable to

Remove the power supplies (5.20). Remove the cables connecting the back panel to the 9400-1:

```
- RS232 <5.1.1B>
- groundlink <5.1.1.C>
- AC link <5.1.1.E>
- GPIB <5.6.1.A> <5.1.1.E>
```

Remove the four screws running through the black feet at the corners of the back panel <5.21.1.D>. Remembering that there is a power cable connecting the back panel to the case at the lower left corner, as viewed from the back, ease out the back panel from the case.



BYCK PANEL

When exchanging individual power modules it may be found that the new unit has no nuts on the rear flange for attachment to the back panel. In such a case the two nuts should be removed from the recesses in the old unit an placed carefully into the new unit. The nuts have a tendency to fall inside the power unit. Difficulty may be experienced in inserting the nuts because of fouling by the nuts which hold the cover on the power module. In such a case rotate the screw and nut to minimize the interference. The nuts should be held in the recesses with Loctite, nail varnish, or quick drying paint. When the block of power supplies is reassembled to the back panel, the eight screws supplies is reassembled to the back panel, the eight screws from their sockets.

When attempting to insert the small black latches which hold the power modules to the 9400-9A some interference may be found from a green/yellow wire or a ceramic capacitor. In both cases the offending item may be moved aside with care.

Remove the following:

```
9400-7 CRT board
                     (7.2)
PCB retaining bar
                   (2.0.2)
Top cover of 9400
                   (1.0.2)
```

9400-2 display board (1.2.2)

9400-5 front panel assembly (1.2.2)

final check just before removal can do no harm. At this stage the cathode ray tube should have been discharged, but a


padding under it. Withdraw the CRT forward out of the frame. the CRT very carefully as the the studs are withdrawn, or place soft Make sure the stud and nut at the back are not tost in the DSO. Hold remove the nut at each corner of the tube at the front of the frame. diagonally across the back of the bulb. With a suitable nut driver, to be moved. Take off the long helical grounding spring which runs The tube can now, with care, be removed without any other boards having

#### Replacement of Cathode Ray Tube 2.22.2

the conductive coating, in case a charge has built up. Before fitting a new tube, it is well to connect the EHT receptacle to

ground electrode of a smoothing capacitor. then discharging to the logic circuits. The coating also forms the essential, to prevent the outer conductive coating acquiring charge and grounding spring, under the neck, away from the EHT lead, This proceeds exactly as the removal process in reverse. The fitting of

These are on the top side of the 9400-1 board, and access is possible only by removing the power supply block (5.20). The EPROMs can be removed jumpers are shown in <5.23.1> and <5.23.2>. The EPROMs can be removed using an IC extractor. The EPROMs can be 64, 128, or 256 K types. Electricity are required. The EPROMs can be 64, 128, or 256 K types. The diagram shows how to jumper each type.



#### CHAPTER 6

PARTS LISTS FOR THE 9400 AND 9400A

FECTOR SH MANUFACTURING MANAGEMENT DATABASE 999 KFG, RE, 290,2

# 

12 K EV

IVE EV

I3 E EV

IS & EV

11 R EA

TO E EV

9 R EA

8 R EA

Y E E∀

₩3 ¥ 9

2 K EV

4 E EA

3 E EA

S E EV

KA MANBE SC ON PESENELY

ITEN

Ħ

NOH: EV SC: W KEN: W

DESC: LINY VESEMBLY 9400A/6

DESCRIPTION

VCCE220KIE2-3400♥

6400AKSOZB

ASOSHA00P9

£8400-8\SS00

E6400-6\1120

F9401-2/1

E6401-5

- L6400-8

L6400-1 £64004-21

\$-00¥6A

45-0046V

E6400-5

E6400-1

0016H

PART: 9400A/G

FINISHED GOODS-KANUFACTURED

COMPONENT PART

CLASS CODE:

Ţ

ACCESSORIES FOR 9400A

LINY PREHELY HOUSE

FINAL ASSEMBLY MSORA

CONFLETED ROARD F9401-2/1

COMBLETED BOARD F9400-9/220V

COMPLETED BOARD F9400-9/115V

COMPLETED BOARD F9401-2

COMPLETED BOARD F9400-8

COMPLETED BOARD F9400-7

P-00PEV YAUR THAIRAU

AE-0046V Y'AUZ THAIRAV

CONFLETED BOARD F9400-2

COMPLETED BOARD F9400-1

LOOSE PARTS M9400

CONFLETED ROARD F9400A-51

48 OF 16/05/89 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

SI OIY PER

56/65/68 00/00/00 000°I 00°I

86/63/66 00/00/00 000°T 00°T

46/66/66 00/00/00 000°T 00°T

56/66/66 00/00/00 000'T SZ'0

0'52 T'000 00\00\00 88\66\66\66

99/97/99 00/00/00 000.1 04.0

65/66/66 00/00/00 000\*1 09\*0

66/66/66 00/00/00 000'I 00'I

1'00 I'000 00/00/00 00'I

44/64/64 00/00/00 000'1 00'1

56/66/66 00/00/00 0001 001

2,00 1,000 00/00/00 99/99/99

1'00 1'000 00\00\00 88\88\88

46/66/66 00/00/00 000'I 00'I

1'00 1'000 00\00\00 38\88\88

VIELD EFFECTIV INACTIVE

FACTR DATE

DETE

10N BENG REGUESTER: BRUNG\_K PATABASE: 999

REFERENCE INFORMATION

FILL OF MATERIALS REPORT

19-HVA-1686 06:20

# MADATER: BRUNGLK BRUNGLK TABLER: BRUNGLK TO THE TOTAL TOTAL

HFG.RE.291.2 LEGIOS SA MANUFACTURING MANAGENENI DATABASE 999-

SOBBERBETIES
CEPSE CODE: 5

19-Wey-1969 09:37 INDENTED BILL OF MATERIALS

TIENKAP

CLAMP WITH STRAIN RELIEF

соинесток ноизтие з

284150003

42282000S

422151002

## SORIED BY ASSEMBLY PART NUMBER, ITEM NUMBER

48 OF 16/05/69

76/66/66	05/02/83	0	0	000*1	00'5	¥Ξ	d ,	(þ		CONNECTOR PIN (FEMALE)	422050001
36/66/66	05/02/88	0	Ď.	1'000	1.00	Ε¥	9 8	? <del>†</del>		DEFLECTION YOKE	200080001
56/66/66	00/00/00	0	01	000'I	1.00	¥Β	H	77		FRONT PANEL CABLE	280191082
66/66/66	00/00/00	0	01	1,000	00.4	ΨŒ	# 8	£þ	A	иеоькене музнек	140054604
66/66/66	00/00/00	0	10	1,000	00.1	ĦΞ	8	74-		HEAT SINK FOR HUU 200	709400151
66/66/66	00/00/00	0	01	1,000	00.4	∀3	H :	<b>!</b> †	₩.	REAR PAVEL FOOT	170004907
65/66/66	00/00/00	0	01	1.000	00.1	ΕŖ	¥ :	04		SPRING CONTACT	299001407
66/66/66	00/00/00	0	ÓΙ	1,000	00.1	Ε¥	B .	£ .		POWER SUPPLY SUPPORT	190004604
66/68/66	00/00/00	0	01	000°T	5,00	ĦΒ	g :	38		SUPPORT ANGLE BRACKET	140004107
66/66/66				1.000	1.00	ΕĶ	H.	22		MOTHER CARD SUPPORT	11000407
66/66/66	00/00/00	0	01	1,000	00.1	ĦЭ	H	9E		DISFLAY SUPPORT 9400	\$0000+604
66/66/66	00/00/00	0	10	1.000	00.1	Ε¥	H :	SΣ		DEO COMPLETED BOX	000004402
66/66/66	00/00/00	0	01	1.000	3,00	ŧ∃	d	24		1 I E M E Y E	284150003
66/66/66	00/00/00	0	01	1,000	00.4	ΕŲ	d :	33		FLAT WASHER M4	224440505
66/66/66	00/00/00	0	01	1,000	3,00	E∀	4	25		GND MYSHEE LOK 224440101	224440201
66/66/66	00/00/00	0	01	1,000	15,00	₽¥	4	ΙÇ		NUT SQUAKE NA	224440101
66/66/66	00/00/00	0	10	1,000	12,00	₩3	ď	0Σ		NAT GUIDE FOR SS4440101	224040401
66/66/66	00/00/00	0	10	1,000	1.00	¥Э	d ·	53		SEMCEE HEX ROXISHH	222530115
66/66/66	00/00/00	0	01	1,000	2,00	ΕŲ	4	82		MNI SHVKEFKOOF HEX MS	225420400
66/66/66	00/00/00	0	10	1,000	12.00	Ή∃	ď.	£₹		AUT HEX HA	225440100
66/66/66	00/00/00	0	10	1,000	00.4	Ε¥	4	92		ИЛІ ОБЕН-ЕКВ РСОКИ ИЗ	225430300
66/66/66	00/00/00	0	10	1,000	3,00	ŔΞ	. q ⊹	52		MASHER SHAKEPRUOF MS	221420300
66/66/66	00/00/00	0	10	1.000	00.8	ŔΞ	4	54		WASHER FLAT (SFRING) MA	221440201
66/66/66	00/00/00	Õ	10	1,000	4.00	ΕŖ	4	53		MASHER SHAKEPROOF LGE M4	221440301
66/66/66	00/00/00	0	10	000°T	15*00	ΕŸ	4	35		MASHER SHAKEPROOF MA	221440300
66/66/66	00/00/00	0	10	1.000	0016	Ε¥	d	17		WASHER SHAKEPROOF LGE M3	221430301
66/66/66	00/00/00	0	01	1,000	59100	₽¥	đ	50		MASHER SHAKEPROOF M3	221420206
36/66/66	00/00/00	0	10	1,000	2100	₩3	d.	16		SCEEM CAT HD BHIT WEXS	220420108
66/66/66			10	1,000	8,00	ΕŲ	4	81		SCEEM LARGE HEAD MAX8	220440708
66/66/66	00/00/00	0	10	1,000	00.4	₩3	4	<b>41</b>		SCREW DVAL HD PHIL MAX40	220440740
66/66/66	00/00/00	0	01	1.000	00.4		4			CAF INT HEX NAXIO	97909908
66/66/66	00/00/00	0	10	1,000	00.4	ĦЭ	તું			SCEEM CAF HD BHIF MAXIO	222440110
66/66/66	00/00/00	0	10	1,000	4,00	ĦΞ	đ			SCREW CYL HD PHIL MAX8	220440108
66/ <b>66/</b> 66	00/00/00	0	10	1,000	5°00		đ			SCREM CAL HD PHIL M3X14	520430114
66/66/66	00/00/00	0	10	000°I	00.2	ŔЗ	d	12		SCEEM CAF HE EHIF WIXE	801024055
66/66/66	00/00/00	0	10	1,000	16.00		4			SCKEM CAF HD WHIF HOXE	220430109
66/66/66			01	1,000			4			SCHEM CAT HB LHIT H3X4	5010240SS
66/66/66	00/00/00	0	10	1,000			q			SPRING EXT TYPE 190 MM	244210001
66/66/66	00/00/00	Ģ	01	1,000	00.4	₩3	d	8		CARD GUIDE NOW METALLIC	100014025
66/66/66	00/00/00	0	01	1.000	00.1		đ			HANDLE (U-SHAPE)	\$30102025
66/66/66	00/00/00	0	01	00015	001t	43	4	9		FOOT FOR COMPAC ENCLOSURE	\$3001005 <del>4</del>
66/66/66	00/00/00	0	10	000.1	2,00	¥3	g	ç		BRACKET RIGHT AHGLE SMALL	213021892
66/66/66	00/00/00	0	10	000.1			ŀ.			GRONNET 4,8NN ID/10.2 OD	455000060
66/66/66	00/00/00	0	01	1,000			4			SMIICH BOCKER DESI	411591001
66/66/66	00/00/00			1,000			g		Ĥ	THEET . DANGERONLY.	S001S02 <i>L</i> 2
86/56/56	00/00/00	0	01	00011			તું				321220009
			~~~~							0 and 100 and 100 (no 100 feet also date and any also date and 100 and	
	DATE				ARRENETA				ለଧ	DESCRIPTION	TAA4 THENORMOS
INACTTUE	EFFECTIV		ROUTE OFFE	MIELD!	934 Y10	LS		ITEM			
					•					NOH: EV 8C: B BEA:	DEEC: FOOSE LARIE MA400
											0076W:1394

5'00 1'000

5'00 1'000

5'00 1'000

0

0

6 05/02/86 66/66/66

0 05/02/88 68/88/88

0.02/02/86 66/66/66

43 4 0G

VO b EV

43 9 86

LON BOYS

16-MAY-1989 09:41 MEG: RE-201.2 Lecros SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED BILL OF MATERIALS

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

V2 OE 19\02\86

1915522305

191552543

17752251

161225181

191552195

161225153

191552125

- 65/66/66 ( - 55/66/66 (				000'I		₽3 ₽3	d 1		COMP 1/8M 5% 12 OHMS		191552120
66 (86766)	20100102	) (	): :	11000	6018	Ε¥	d 1	<u> </u>	CARBON FILM 1.3 K	839	161225132
:8168766				11000	0011	ΕŲ	4 6	28	СУВЕОН ЕІГИ І ИЕВ	RES	161225105
58/88/86 (	0.000000	)	Ú\$ (	00011	10,00	ΕŸ	વ	IS	CORE 1/8M 2% 10 K	538	161225103
65/65/65			Ç.	00011	0019	ΕŖ	.j ,	6Þ	1/8M 2% 1K	SER	191552105
66/66/66 (			01	11000	12,00	¥Э	ત ક	3₹	COP6 1\EM 2% 100 DHR2	RES	191552101
65/55/65			01	1.000	7'00	EH	3 9	9 <del>6</del>	COME IVEW SX IO OHWS	BES	161225100
66/86/66				1.000		₩3	4 9	S <i>t</i>	NARIABLE 5.0-15 PF	440	128946015
a6/55/65 P				11000			d	tt	NARIABLE 2.5 - 10 PF	CAP	128846011
66/66/66				1*000		₽Ð	d 1	Ēγ	AARIABLE 1 - 5 PF	443	128848010
65/56/66	00/00/00	0	10	1,000	0018	ΕŸ	d i	Z٧	FF 2.5 - 8. BLBAIRAN	CAP	128848008
56:56/56			01	1,000	1.00	Ε¥	d	ī þ	HINI WITH SOX 1000 DE	C₩Ŀ	147634102
55/56/66				000'1		ĦЭ	d.	0F	AINI PENW SOX IO NE	CAF.	146634106
66/66/66			10	000°T	00'9	ĄЗ	d i	38	MINI ALUM 20% 47 UF	CAP	746554416
55/56/56				1.000			4		HINI UCHW ZOX IO NE	ብ <del>ሃ</del> ጋ	146424106
46/36/66				T*000	0019	₹₹	4 '	9£	HINI YENH SOX 100 NE	CVb	146354107
35/86/56				1,000		Е₩	ď	<b>4</b> E	TANT DIP CASE 6.8 UF	9AO	745854 <b>7</b> 82
55/66/65				1,000			d i		TANT DIP CASE 2.2 UF	4 <del>4</del> 2	145454552
66/65/66				1,000			ď		TANT DIP CASE 15 UF	C∀Ŀ	142214126
36, 65/66				1.900		₽¥			POLYESTER FILM , O22UF	₽AP	154526253
58/55/66				1,000			ď		OLYSTYRENE .O2 UF	140 CAF	124171203
65/66/66				11000		ΕŖ			CERA MONO 2000 Z200FF	443	102886255
66/66/66			16	11000	15,00	ĦΞ	d	52	CEER WOND 1000 330 PF	443	102209331
66/66/66		-			00.25	E₩			CERA MONO 1000 .1 UF	<b>4</b> ₩D	103427104
35/ <b>65/6</b> 5	00/00/00	0	OT	000'I	2,00	E₩	d	55	EERA HOND SOV , OO1 UF	CAP (	103327102
66/66/66	00/00/00	)	01	1,000	1.00	Е₩	ď	50	CEBA MONO SOU 2200 PF	- 4A.3	103317222
oe/66/66	00/00/00	Û	10	1,000	170,00	E∀	4	13	EER HOND SOV .OI UF	) 443	201702501
56/66/66	00/00/00	0	91	1,000	2*00	Ε¥	d	91	RERA DISC .0047 UF		102534472
56/66/66	00/00/00	ı)	10	00011	0016	ĦЗ	÷	12	EERA DISC 100V 470 PF		102484471
64/66/66	00/00/00	Û	10	000'1	2*00	Ε¥	d	14	CERA DISC 100V 56 PF		105415290
36/66/66	00/00/00	Ú	10	000'I	5,00	ŔЗ	đ	EI	EERA DISC 1000 39 PF	CAF (	102412390
66/66/66	00/00/00	0	10	000:1	5,00	¥Э	4	12	EERA DISC 100V 33PF	AAO	102412330
56/6 <b>5/66</b>	00/00/00	0	01	00011	2*00	₩3	đ	11	ERA DISC 100V 22 PF		102412220
66/65/65	00/00/00	0	10	000:1	00.1	₩3	d	01	EERA BISC 100V 180 PF	) 4A3	102412181
65766768	00/00/00	0	01	000'1	00.4	₩3	J.	ó	EERA DISC 100V 18 PF		102412180
56/66/56	00/00/00	0	10	00011	00'Z	Ε¥	4	7	SERA DISC 100V 15 PF		102412150
66/66/66	00/00/00	Û	01	00011	2.00	ξŲ			EERA DISC 100V 12 FF		102412120
66768786	00/00/00		10	000,1			4		79001 V001 D210 A23		102412101
66/66/66	00/00/00	Ü		1,000				4	EEW DISC 1000 10 bb		102412100
	00/00/00				2*60	ΑЭ	đ	£	JERR DISC 1000 8.2 PF	CAF (	102412082
	00/00/00		10		2,00	ŔΞ	q	7	ERM BISC 100V 5.6 PF	3 4 <u>A</u> 3	102412056
	00/00/00		ŰΪ		2,00	43	4	I	FEM BISC 1000 2.2 PF		102412022
											54551048754551048754551
					ULA BEK Berekera				H NOITAT	REBU	COMPONENT PART
		OFFSET							سن سميان بنسيا		AALI MURA ATITTURA ISSTA
									:N38 9 :US 93	FMOH 1	DESC: COMPLETED BOARD F9400-
											ENBVERENBELIES
									,		CLASS CODE: 2
									68/20/91 ±0 5∀		TO VOC LUDE:
									00/50/71 3U 0V		N <sub>c</sub> or

KES COMPLIVEM 5% & K

BES COME INSM 2% SV K

KES CHERON FILM 1.6 K

KES COME 1/86 2% 12 K

BES CONS 1/8M 2% 1'2 K

KES COWE 1/8M 2% SSG OHUS

BES CONF 1/8W SX 180 OHMS

A1 P EA 11.00.1,000 1.000

01 000'1 00'1

5'00 1'000

00011 00191

2,00 1,600

5'00 1'000

2100 11000 10

ÜŞ

01

01

01

90) 등 돈번

28 F EA

28 t EV

23 P EA

29 b EH

43 4 SC

26/66/26/00/00/00/0

35/85/86 00/00/90 0

25/56/66 00/00: 8 9

96/66/66 00/00/99 V

-6/56/66 00/00/00 0

55/55/66 00/00/00 V

68788788 00700090 0

PAGE NOT

ROUTE OFFSET

88/66/66 00/00/00 0

151 E EA 1.00 1.000 10

MEG.RE.291.2 Lectos SA MANUFACTURING MANAGEMENT DATABASE 999

INDEKLED KILL OF NATERIALS 19-RUL-1589 09:41

#### SORTED BY ASSEMBLY FART MUMBER, ITEM MUMBER

48/50/FI 40 3V

SEL THE SEVEN E CFM22 CODE:

198221401

DEBC: COMB PART: F9400-1

<b>BEA</b> :	9 :0S	A3 :KOU	F9400-1	0.9400	BLETED
					1-00

		00700700		,		VVV 1				101		A 10 1 Habne		104157	
		00/00/00		-	) I	000.1	00.1	ĖΫ	ţ.	130		enzzo 808 ohke	RES PREC	881128	1991
	66/66/66	00/00/00	0	(	)Ţ	(i)(i)	00.4	A3	d	£11		BHZRD 189 OHWR	RES PREC	231325	198
	56/66/66	00/00/00	Ü	(	10	1,000	00.2	ŔЗ	d	118		EN22D 100 OHKE	RES PREC	231563	198
	66/66/66	00/00/00	ĵ	ĺ	1(	1 1000	1.00	ĦΞ	÷	211		EM22D 91'6 OHME	RES PREC	227237	198
	66/66/66	00/00/00	0	,	01	1,000	5100	EA.	ŀ.	911		NEE ST I WEE	RES PREC	189600	991
	66/66/66	00/00/00	0	(	10	1,000	90 * 7	ĦΞ	4	SII		HPRZ4 100K	KES PREC	\$8\$600	198
	66/66/66	00/00/00	0		01	1,000	0012	₩Э	Ė	113		WFR24 11K	BES PREC	208482	198(
	66/66/66	00/00/00	0		01	1,000	5100			115		HPR 24 909 OHMS		00338	
		00/00/00				0001	-	₽∃		111		TAL FILM 18 OHMS		08189	
		00/00/00				1.000				601		N 16 XS Mb/I		222813	
		00/00/00				000.1		ĘΨ		201		1/4M 2K 320 K		22224	
		00/00/00				000.1				901		N 89 KS Mb/I		732323	
		00/00/00				1,000		#3 EV		101		X 9'S ZS Mb/I		292282	
		00/00/00				1,000		#3		103		TYM 2% 290 OHKS		IFSSΣS	
		00/00/00				1,000		E₩		102		1/4M 2X 210 K		1222I+	
		00/00/00				1,000				101		N I'S XS Mb/I		122212	
		00/00/00				000.1		₽Đ		66		SHHO OTS ZS AV/I		222217	
		00/00/00			10	1,000	2,00	Et		76		I LY XS MY/I		227432	
	66/66/66	00/00/00	0		01	000'T		₩З	ત	Sá		X 2'4 72 84/1		274851	171
		00/00/00			10	1,000	00.1	E∀	4	46		SHHO OZV ZS MV/I	BES COME	146251	191
	66/66/66	00/00/00	0		10	000.1	00,1	EH	4	16		1/4M 2% 3°6 WEB	RES COMP	542523	191
	66/66/66	00/00/00	0		10	1,000	5,00	ΕĄ	d	85		174M 2X 3°6 K	BES COMP	122265	171
	66/66/66	00/00/00	0		01	000'1	00.1	₩Э	ન	13		SWHO 045 %S WA/1	RES COMP	142261	2191
	66/66/66	00/00/00	0		10	00011	00.4	EH	đ	06		SWHO OEE ZS Mb/I	RES COMP	122231	191
	66/66/66	00/00/00	Ü		01	000'1	00°I	¥3	4	98		1748 2% 30 K	RES COMP	202203	191
	66/66/66	00/00/00	0		01	000'I	00.1	₽Þ	ᅾ	78		SWHO 002 XS Mb/I	вез сомь	10EGES	
		00/00/00			01	1,000	1.00	₩Э		98		1/48 2% 57 K		122573	
		00/00/00			01	000°I		₩3		82		1/4# 3% 2.7 K			
		00/00/00			10	000'1		EA		28		SHHO OF ZS MF/I		14282)	
3		00/00/00				000'1		₽¥		28		1/4H 2% 550 K		122554	
)		00/00/00			01	000.I		¥3		18		1/4M 2Z Z'S K		77777	
		00/00/00			01	1,000		¥3		08		SHHO OZ ZS AV/I			
		00/00/00				000.1		A3		6 <u>2</u>		SWHO OC AS HV/I		122500	
					10									19191	
		00/00/00			01	000'I		ΕĄ		. 82		1/4M 2% 1'2 WEG		SSISSI	
		00/00/00			10	1,000		₩3		11		1/48 2X 1'3 K		72133 72133	
		00/00/00				1,000				92		1/4M 2X 130 0HKB		[2][2] 	
		00/00/00				1,000				\$2		1/4# 2% 150 K		122154	
		00/00/00			10	1,000				14		1/4M 2% 10 MEG		· 901929	
		00/00/00			10	1,000				72		I/vn 2X I WEG		SOISE	
		00/00/00			10	1.000				17		1/4M 2% 10 K		EOISE	
		60/00/00			10		00°9£	¥∃				1/4h 2% 1 K		122705	
		00/00/00				000.1				89		SWHO OSZ IS M8/T		ISZS27	
		00/00/00			10	000,1	00,2	Ŕ3						17553	
		00/00/00			10	000,1				99		SWHO 95 XS MB/T		09227	
	66/66/66	00/00/00	0		01	000.1		₩3				SWHO IS %S M9/I	RES COMP	552210	1191
	<b>66/66/66</b>	00/00/00	0		01	1,000	4.00	¥3	d	ts		SWHO OZY ZG ME/I	BES COME	12427	191
	66/66/66	00/00/00	0		10	000.1	2,00	₩3	- 4	29		SHHO BE ZS MB/T	RES COMP	082833	2191
	66/66/66	00/00/00	0		01	000'I	00.1	₩3	ď	79		1/8M 2% 33 OHV2	RES COMP	522230	191
															1534
	DATE	DATE		LIWE	03S	ATOAR	SSERBLY	A MU	ЭS	NUMBE	ßΑ	Ю	DESCRIBLI	PART FART	COKE
	INACTIVE	<b>EFFECTIV</b>		LEAU	10	KIEFB	lk beg	0 13		ILEW					
				תו ו חד											

BES BREC BASSE 1'SE K

ROUTE OFFSET

164 3844 16-MAY-1989 09:41 INDENTED BILL OF MATERIALS NFG.RE.291.2 Lecros SA MANUFACTURING MANAGEMENT DATABASE 999 DATABASE: 999 REGUESTER: BRUNGLE

48 OF 16/05/89 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER -----

SABASSEKBLIES CCASS CODE:

KEV:	8 :3S	NOM: EA	ARD F9400-1	сожьгетер во	:0630
				L1400-1	+ FMH -

						r) es 1 1 1		- S. C Commercial and the second	
	15-50/00-0			WATE C			3 221	TO MECHANICAL SHOPPES AND MEDICAL STATEMENT OF COMPANY	500921 <b>001</b> 5009 <b>1128</b>
	14:00 E			00011			d 121	IC DECYMENTED RANGERSON	020140002
o (55/55-9				00011-0			9 071	IC DAT SELVAP SW74LSZS76W	890740002 -
	00/00/00			00011			4 691	TO WORTHSTEAM BANK STORY AND A	Z9014000Z
	)(****)(**\$0=0			ja <b>)</b> '! (			168 F	IC PRIOR ENCOR SWYLESTABN	
	00/00/00			VVV11 (			3 291	IC DECYDEMONIE SNYALSIBBN	290041095 20041020
6/56/66 0	Jy700700 0			00011 (			á 991	IC 8 BIL S KEG SNY4LS1654	500041029
1.5/66/56 1.	707037 <b>0</b> 0 1			000.1			1 651	IC MULTIVIBE SN74LS123N	20004104¢
3/60/66 (	)07 <b>0</b> 5700 (			00011	_		d 191	IC OP/ON COUNT SHTALS191N	200041045
-5/66/66 (				00011			4 541	IC I ELIP-FLOP SN7ALS174N	200041033
16/66/66 C	0-96700100	:		900,1 (			4 291	N985762NS 80-70X3 N1-Z DI	500031106
:6/66/65				000'1			d 191	IC BINDER CNIK BN74L6393N	200031101 20003101
56, 86/65 R				00011			160 F	IC CORNLER BNZ4F8187N	20021037
56/66/66	(0/00/00/00)	)	•	00011			126 b	IC BUS EUFFER SHYALSIZSH	200031089
15/56/66 (	00/00/00			000.1			d SGI	IC 2-IM AND GAT SW74LSORM	200021086
55/65/66 P				1,000			1 2SI	IC FOS-NAME BUF SN74LS37N	500021074 500031074
:6/56/66			01	00011			126 F	IC 5-1N LOS OB SNA4F825N	
56. 55/56 °			10	0001T			154 P	IC FOS NAMD 61 SW74LS132N	990120002
.6/66/66				000,1			123 8	IC SHILL EEG BNAFRIFAN	200031022 200031022
56/66/66			01	1,000			125 E	IC S-IN NOW GI SNYALSOZN	500031021
s4/66/66 P			01	000.1			d ISI	IC FLIP-FLOP SN74LS74H	200021046
ob/65/66 ·			01	000,1			120 E	IC 4-IM MAND OF SW74LS20N	500031048
56/66/66			10	000,1	00'1		4 941	IC 3-IN NUMB 61 SNYALSION	200031047
55/55/66	00/00/00	9	10	000:1	5,00		148 F	IC HEX INVERTER SN74LS04N	200031046
56/66/65			01	\$00*1			9 TAI	IC S-IN NUMB BT SN74LSOON	500031058
o6/65/66	00/00/00	()	01	006.1	60,5		7 6pi	IC ONUD FINE DS WC 1488F	500015005
96/66/66			91	000.1			144 F	IC DUAD LINE REC MC 1489L	200012001
55/66/66	00/00/00	0	01	1.000			1 43 F	KES HEIMOKK I K	750842102
55/55/6 <b>5</b>			10	000.I			4 241	RESISTOR HETWORK 2.2 K	18064222
56/66/66			10	00011			d Ihi	RESISTOR NETWORK I K	79047105
56766766			01	1,000			4 0 M	RESISTOR NETWORK 330 OHMS	190042331
55/56/56			01	1,000			126 b	RES AVEL CERRET 100 K	\$01264181 181637501
\$67667 <b>66</b>			91	00011			128 F	EER AFKI CEKHEI 200 OHKE	181437201
66/66/66			01	1,000			4 (E)	RES WAR CERNET 200 OHMS	181437105
66/66/66			01	1,000			136 P	KES AVKI CEKNEL 1 NEC	181432102
06/66/65			10	1,000		¥3	132 b	BEE AVEL CERNEL 10 K RES AVEL CERNEL 2K	179227502
56/66/66 50/66/66			10	1,000		¥3	124 F		£24914691
	00/00/00		01	1,000			133 F	PERIOR DISC MIC 47 K	799125891
	00/00/00		. 01	1,000			135 8	VES LYEC YMARD TO K	777125071 178221706
55/65/65			10	1,000			121 b	BEE BREC ENGED 138 K	2951£3671 2951£3691
56/66/66			01	000.1			130 b	RES PREC RUSSD 64.9 K	273123071 S9S1ES891
	00/00/00		01	000.1			156 b	VES bEEC UNSER 91.6K	178221241
	00/00/00		10	00011			d 921	BES EBEC BARRE 74.8 K	178231206
	00/00/00		10	1.000			1 22 L	RES PREC RNSSD 16.2 K	178231486
	00/00/00		10	1.000			158 P	RES PREC RNSSD 3.01 K	198231436
	00/00/00		0I	1.000				EES EREC ENSED 3 OF K	198221455
	00/00/00		10	00011			1 721	RES PREC RNSSD 1.78 K	714153417
	00/00/00		10		10.00		753 b 755 b	RES PREC RUSSD 1.33 K	198231402
	00/00/00		01	1,000	VV +	<b>د</b> ۷	a (C)		1534292880153429288015342
	******				( "()))7001		de nanes		COMPONENT PART
	DATE			FACTR 5					TGAG TUSUNGHAS
TUALITUE	VITO3443	ij	TO LEA	KIEFD 1	ABM YIG	172	ITEM		

10W 30V4

Lecros SA MANUFACTURING MANAGEMENT DATABASE 999

14140 4861-14M-5 INDENIED RIFT OF MATERIALS Z416243849;

## SORTED BY ASSEMBLY FART NUMBER, ITEM NUMBER

201 021 02	AAVAAVAA	V	V >	000	V V ,	* 3	9 700	CATALL MEDG TION DOG DI	LTLVLDQT
66/66/66	00/00/00	0	01	1,000	5100	₹B	302 B	IC OUAD OF AMP LF347BN	79131347
66/65/66	00/00/00	0		1.000			304 F	IC GUAD OF AMP LM324	18130324
66/66/66	00/00/00	0	10	1,000			203 F	IC ADJ -VOLT REG LM337T	)8155222
66/66/66	00/00/00	0	01	1,000			202 F	IC DOAL OF AMP LF353M	98110323
66/66/66	00/00/00	0	10	1:000	2+00	ĄЗ	9 10S	IC FO GEERET OF AMP OP-07	20001186
69/99/69	00/00/00	0	01	000.1	00.1	₽¥	200 F	IC 8-RIT DAC MONODAC-08E0	10015081
66/66/66	00/00/00	0	10	1,000			9 991	IC TRANS ARRAY CA3046	18022001
66/66/66	00/00/00	0	10	1,000			9 891	IC ONVIDILE COME CH239N	0101508
66/66/66	00/00/00	0	10	1,000			4 791	IC VOLT COMPARATOR LASIIN	3001108
66/66/66	00/00/00	0	01	1.000			9 491	IC LINER NESSS	P001108
66/66/66	00/00/00	0	01	1.000	1,00	Ε¢	195 B	IC 8-CH PMPFOR WELX DR208	8050424
66/66/66	00/00/00	Ð	10	1,000	00.1	ŔΞ	4 491	IC S-IN NECK SNAMESBAAN	97340359
66/66/66	00/00/00	0	10	1,000	1+00	ΕŲ	183 b	IC 12-BIT D/A CONV DACBOO	17280900
66/66/66	00/00/00	0	01	000.i	0019	₽₹	185 B	IC NA E-EBON SISSEG-S2	98202891
36/66/66	00/00/00	0	01	1.000	00'1	ΕĦ	4 191	IC SOMBIN BYN HRYTTYFFE-S	)2580119
36/66/66	00/00/00	0	OT	000:1	00.61	ΑЭ	4 091	IC92* 239-811 BWW 4194-12	15241264
66/66/66	00/00/00	0	01	1,000	00*3	Εÿ	4 981	IC BEIL WYEN COMP 74LS684	78901501
66/66/66	00/00/00	0	10	000.1			9 ási	IC WULTIFLIER 25LE14	10240014
66/66/66	00/00/00	0	10	000.1	00.1	₩3	9 78I	IC DOWN WOLTIVIER 74LS221	10440551
66/66/66	00/00/00	0	10	000.1			9 681	IC UP/DW BIN COUNT 74F191	19440191
66/66/66	00/00/00	0	01	1,000			4 68i	IC D-IXBE ECOP 24F175	SZIIÞEO:
66/66/66	00/00/00	0	01	000.1	00.1	ΑŒ	d 181	IC OUAD I-FLOP 74F379	9560579
66/66/66	00/00/00	0	10	1.000			183 b	IC 1-0E-8 DECODER 74F138	40140138
66/66/66	00/00/00	0	OI	000.1	00.1	ΕŖ	4 581	IC DUAL OR-AND MCIOHILY	71104E0 <sup>,</sup>
66/66/66	00/00/00	0	01	000,1	00*1	#3	9 ISI	IC D-IXBE 608 EFG6 AMESM	\$200 <b>\$</b> \$0
66/66/66	00/00/00	0	10	000.1	1.00	₩	180 B	IC 3-IMENT MAND 74F00	00002201
66/66/66	00/00/00	0	10	000,1	5*00	ΕØ	J 6/1	IC 8% DAN HEW DBIA PHS699	<del>996</del> 24 <b>90</b> (
66/66/66	00/00/00	0	10	000'1	5.00	ĦΞ	1 941	IC OCIPE E-IXE EE 1458234	t251/000
66/66/66	00/00/00	0	10	1.000	0018	#3	d LLI	IC SXCATCH D-17FE 74LS373	5751700(
66/66/66	00/00/00	0	OI	000.1	0012	17	d 921	IC 8-BIL 8/KEG SW74C8299W	0031566
66/66/66	00/00/00	0	01	000.1	90+8	A3	4 941	IC MOS XCEINER SMAKESAFM	± 5421∠00(
66/66/66	00/00/00	0	01	000'1	0011	ψ3	3 \$45	IC UCIVE BÄLL SMJØFS544M	20012004
	00/00/00		0I	000,1	00'E	₽₹	4 £41	72534748 121338 118-8 31	5001700(
*** *** *** *** *** ***				,		~			St270687285210987825
3TAI					assembly			NESCELETION F	TAAA TAANOAM
IMACTIVE	EFFECTIV	(IA31			91Y PEE	18	ILEK		
		DFFSET	) Brook						
								UOMI EA SOL R REUL	SC: COMPLETED BOARD F9400-1
									E1: E3400-1
									NEW ESEMBRIES
)								(0.00 (01 to 0/)	S :3000 88A.
المنتثاث								68/02/91 40 99 	
						diiN	ile ilek mi	SOBLED BY ASSEMBLY FART NUMBE	

12:60 1:600

00011 (013

00011 0019

000:1 00:1

2,00 1,000

3:00 1:000

000.1 00.4

39.00 1.000

5'00 1'000

36'60 1'600

2.00 1.000

000.1 00.0

2,00 1,000

1.00 1.000

1100 11000

1,66 1,000

01

01

ĢΙ

01

10

10

ÛŢ

01

01

01

10

01

01

56/56/56 00/00/00 0 66766765 00700700 0

66/66/66 00/00/00 0

88/88/88 00/00/00 0

D6/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

46/66/56 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

554 b Et

333 B EV

535 € E∀

351 ₺ E∀

550 P EA

518 b EV

217 P EA

516 P EA

514 b EV

513 b EV 511 P E6

310 b EV

209 P EA

308 P EA

307 F EA

309 B EH

DIGDE HOT CARRIER MP2835

DIODE SCHOILKA FOR HESELI

DIODE SENER 9.19 INVISA

DIODE ZENER 6.89 1N710A

DIODE RECTIFIER 144005

DIODE SMILCHING INVINE

DIODE SMILCHING SYMPS

IC 602 NOF1 EER FW240

IC MER NOLT REG LM320

IC FOS VOLT REGUL LM317

DIGGE FICOAMPERE BAY 45

DIODE DOWN BLOO-PWE DEPLY

IC HICKOPROC INTERF 2661

IC WICKOPROCESSOR 68000L8

IC X-19F CONIB OSCAFESSI

DIODE SENER 3,450 IN7034

SEROTOFS

22010811

40552213

40552210

\$055220g

22010602

20120042

SOCOTION

30000005

20020093

33393948

51361098

18204780

09274990

08281350

21202580

#### | Sec 191000602 SELF FOR 9400-14 COMEK KE-SHIECE 200000002 01 00011 0011 COMER RE-SHIELD 101004607

BNC CONN, ANGLE SOCKET UPPER RF-SHIELD LOWER RF-SHIELD 66/66/74/ 00/00/00 0 121004602 208400131 208400101 20021058 2822259

258 8 E6 277 8 E6 278 8 E6 28 8 28 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 CALIERATION TERMINAL

MIKE TERL 7-STRAND GRA 28 RIVET HOLLOW 2,5X6AN 26/46/5s 00/00/00 0

83 9 /62 258 P EA 271 P EA 272 P EA 2, 00 1,000 10 8,00 1,000 10 2,00 1,000 10 SPACER HEX M3X8MM 88788788 00700700 0 MOL HEX WY MYZHEK ZHAKEFROOF M3 WASHEK SHAKEFROOF M3 66/66/66 90/00/00 0

01 000.1 00.4 56/55/65 00/00/00 0 86/66/66 00/00/00 0 01 000'1 00'8 56/65/66 00/00/00 0

SCREW CYL ND PHIL N3X8
SCREW CYL ND PHIL N3X6
TRANSIPAD "SMALL"
TRANSIPAD "SMALL"
TRANSIPAD "SMALL"
TRANSIPAD "SMALL" 10 10 10 264 F EA 13.00 1.000 10 264 F EA 4.00 1.000 10 266 F EA 13.00 1.000 10 56/66/66 00/00/00 C

56/55/55 00/00/00 0 66/66/66 00:00/00 0 595 b E∀ KELING STOR (SNUS IN) BEK 4,00 1,000 65/66/66 00/00/00 0 HOW DIE SOFD 10 EEW 39

10 10 10 258 P EA 1,00 1,000 260 P EA 11,00 1,000 261 P EA 4,00 1,000 HIE DIE SOLD TO PC BD 2 68765768 00700**700 0** 01 HDE DIE SOUD ID FEM 32 36/36/68 00/00/00 0

323 b EV 88/88/86 00/00/00 0 1.00 1.000 HIM SOFE INTO IN WALE 34 329 b EV 88/68/68 00/00/00 0 HDE SOLD TAIL/MALE FIN 12

01 000 1 00 8 0 1 00 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 722 b EV 724 b EV 723 b EV HDR SOLD TAIL/MALE PIN 20 66/66/66 00/00/00 0 68/68/66 00/00/00 0-KELAY 2 FORM C 5V DPDT 66/66/65 00/00/00 0 M-W PIN, ONE SIDE, 1 WRAP POCKET SPRING SINGLE WIRE 323 b EV

66/66/66 00/00/00 0 CONN CO-AX PC NTG SNR POLARIZING KEY TAR PC NTG A.8 X .8 NA S2I b EV 1'00 1'000 6.00/00/00 83/88/88 220 F EA 249 F EA 248 F EA 66/66/86 00/00/00 0 6 00/06/00 88/88/88

COMM CO-WX BC MIC SWB BOCKEI IC MM 3-MBWB DIBIN 66/66/66 00/00/00 0 66/66/66 00/00/00 0 247 P EA PROGRAM PLUG '191' DIP-16 246 P EA SOCKEL IC SI DIE-28 56/66/65 00/00/00 0 8'00 I'000

542 B EV 542 6 EV 544 6 EV 543 6 EV SOCKEL IC ST DIP-16 66/65/66 00/00/00 0 2,00 1,000 CRYSTAL 8,000000 MHZ 66/66/65 00/00/00 0 1,00 1.000 CENSIAL 4.915200 KHZ 86/66/36 00/00/00 0 1,00 1,000

207 P EA 66/66/66 90/00/00 0 2,00 1,000 INDUCTOR MOLDER .47 UH INDUCTOR MOLDED 100 UH
INDUCTOR MOLDED 100 UH
CHOKE FERRITE SINGLE LEAD 85/86/86 00/00/00 0 10 1.00 1.000 1,00 1,000

543 6 EV 544 6 EV 523 6 EV 532 6 EV 532 6 EV 66/65/66 00/00/00 0 . OI 66/66/66 00/00/00 0 . 01 6,00 1,000 66/66/66 00/00/00 0 33'00 T'000

CHOKE FERRITE SINGLE 1. L. TRANSISIOR FET N UNOLOGNS
TRANSISIOR FET N UNOLOGNS
TRANSISIOR FET N UNOLOGNS 66766766 00710700 0 1.00 1.000 534 B EB 3,00 1,000 10 66/66/66 CO/00/00 O

01 000.1 00.71 233 P EA ITTENS ANY ADTRIBUART 66/56/66 00/00/00 0 TRANSISTOR PNP 2N2907A 321 P EA 90011 0019 66/66/66 00/00/00 0

10 10 10 TRANSISTOR NPN 2N5962 36766766 00700700 0 1'00 1'000 66/66/66 00/00/00 0 10,00 1,000 225 F EA TRANSISTOR NPN 2NS770

66-66/66 00/00/00 0 1,00 1,000 227 P EA TRANSISTOR NPW A401 55/65/65 00/00/00 0 01 65/65/65 00/00/00 0 01 339 B EV TRANSISTOR NPN 2N2222A 2'00 1'000

332 F EA DIONE FER (RED) LIFSONA 1,00 1,000 1534293880153429388015342-----TIER ST 01Y PER YIELD TO LEAD SFFECTIV INACTIVE BY NUMBR SC UK ASSEMELY FROTE SEQ TIME DATE DESCRIPTION

ROUTE OFFSET DESC: COMBLETED BOARD F9400-1 UON: EA SC: R REV:

> PART: F9400-1 **SUBASSEMBLIES** CLASS CORE;

28222239

22232108

222430100

221430400

221430300

801024055

90102005

100011000

422221006

424805001

424350086

424310005

424550035

424111015

424110050

430240732

\$00£9080₽

402740005

402749002

403950002

405910005

% d00900116

400221019

310090800

310090015

124910102

201019104

EOIGICIOE

200020002

300010001

280170104

275170003

200021320

275110001

270170002

270170001

270130401

270110003

529533506

COMPONENT PART

401242014 400300119 400290058

424511034

48 OF 16/05/89 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER 

10M 38AM INDENTED BILL OF MATERIALS 14:40 4891-YAN-61 KENNESTEK: ERUNOLK DATA8ASE: 999 HEG.RE.291.2 Legros SA MANUFACTURING MANAGEMENT IMTARASE 999

10N 38A9 14:40 4841-YAM-41 REDUCESTER; BRUNDLK 666 :3SV9V1V0 Lecros SA MANUFACTURING MANAGEMENT DATABASE 999 ME018E156115

INDENTED BILL OF MATERIALS

48 OF 16/05/89 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER PART: F9400-1

SOURCES

CLASS CODE:

NOW: EV SC: E EEA: DESC: COMPLETED BOARD F9400-1

66/66/66 00/00/00 66/66/66 00/00/00 66/66/66 00/00/00 66/66/66 00/00/00 66/66/66 00/00/00 66/66/66 00/00/00 66/66/66 00/00/00 66/66/66 00/00/00 66/66/66 00/00/00 66/66/66 00/00/00	10 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00.1.00.1 00.1.00.1 00.1.00.1 00.1.00.1 00.1.00.1 00.1.00.1 00.1.00.1 00.1.00.1 00.1.00.1	E E E E E E E E E E E E E E E E E E E	547 6 540 8 540 8 540 8 540 8 540 8 540 8 540 8 540 8 540 8 540 8	IC MONO GUAD DISCR MULAOZ IC WONO GUAD DISCR MULAOZ IC WO FREASS'Y 9400-16 FC BD FREASS'Y 9400-17	#AF405 HAN500 HABIOI YIA400123 YIA400133 YIA400133 YIA400133
56/66/55 00/00/00		000.1.00.2	. –	S81 H	SELF FOR 9400-12	709400171 709400171 7534267890173456789017345
EFFECTIV INACTIVE DATE DATE		NIK BEK KIEFD.		EN NUKBE 3	M01T41A3234	COKPONENT PART

Lectos SA MANUFACTURING MANAGEMENT DATABASE 999 Section 20

MEG. RE, 291.2

	00/00/00		01	000.1	0017	нЗ	38 b	ì	SES COME IVAN EX ISO OHWS	191322151
	00/00/00			006*1	00'1	널크	9 25 P 25		KES COND INTER 2% I HEG	50132171
	00/00/00			1.000	0017	83.	4 97	1	KEE CONF 1/4W 5% 100 K	701525191
	00/00/00			1,000	2,00	H3	SZ E	i	KES COME 1/4M 2X 10 K	161332103
	00/00/00				12.00	#3 EV	d 42		KEE COND INAM 2% I K	701322105
	00/00/00			1,000	00.8	83	23 F		KES COMP 1/4M SX 100 OHKS	101322101
	00/00/00			000'I			3.2. F	:	BES CONF 1/4W SY 10 OHMS	001222100
	00/00/00		QT.	1,000						191020000
	00/00/00		01	00011			3 0Z		CAF ALU METAL CAN 1000 UF	201976761
	00/00/00		01				461		CAF MINI ALUM 20% 10 UF	901029901
	00/00/00	•	01	00011			4.81		CAF MINI ALUM 20% 10 UF CAF MINI ALUM 20% 10 UF	701676
	00/00/00		91	000.1		43	d 41		CAP TANT DIP CASE 6.8UF	1142714685
	00/00/00		10	000.1					CAP FOLYSTYRENE .082 UF	154461853
	00/00/00		10	1,000					COE DIE WICK DWIZ 850 EE	116525821
65/66/66	00/00/00	Ö	ŷΙ	0001I	1.00	ĘΫ	4 FI		CAF CERA HONG 100V 220 FF	1703625221
65/ <b>66/6</b> 5	00/00/00	0	01	000'I	1.00	ÄЭ	13 b		CAF CEMA NOND 1000 320 PF	103209231
65/66/68	60/00/00	0	01	000'I	4.00	ŔЭ	12 P		CAP CERA MONG 1000 .33 UF	103437334
46/5c/66	00/00/00	0	10	1,000	0019	ĦΞ	4 II		CAF CERA MOND 1000 .1 UF	103427104
55/65/66	00700700	0	01	000*1			.4 OI		CAP CERA MONO SOV .22UF	103327224
55/66/66	00/00/00	Q	01	000'1	00.1		9 F		CAP CERA KONO 50V ,001 UF	103327102
	00/00/00		10		06.1	ŔΞ	48		CYP CERA HOND SOU 2200 PF	103317222
	00/00/00		10		00.43	₩3	d (		CAP CERA MOND 50V .01 UF	103307103
	00/00/00		10		2.00	ŔЭ	9 3		CAP CERA BISC 1KV .005 UF	102940502
	00/00/00		01		2,00	43	d S		CMF CERA DISC 100V 56 PF	102412560
	00/00/00				5,00	43			CAP CERA BISC 100V 47 PF	102412470
	00/00/00						य १		CAF CERA DISC 100V 27 PF	102412270
	00/00/00		01		0016	₩3	4 Z		CAF CERA DISC 100V 12 FF	102412120
	00/00/00		01		2*00	₩3	4 1		39001 0001 3210 AS33 3A3	102412101
								กช	DESCRIPTION	СОМРОИЕМТ РАКТ
30113781	VITO3333	FEVD DEERET			OTY PER	72	Hati			
		139330	enitt.	ı					חמני בע סרי ע עבגי א	DESC: CONGRETED ROPED E3400-5
									A 11120 0 150 A7 14011	PART: F9400-2
										2012 CONTRACTOR CONTRA
								68/S	)/91 <sup>**</sup> 30 SV	CCASS CORE; 2
						REK	ILEH NON		SORTED BY ASSENBLY PART 1	ند.
( :0:	N 30A9						STAIS	. WYLEI	INDENLED BIFF OF	24160 6861-A <del>4</del> 4-91 .
BEHINDE	: 43193N03V	4 666	: 3898	BATAB					CLINKTHIR WERBERHIL NOT BEHERE AAA	

KES CONE I VAN SX 200 OHRS

BES COME 174M SX 210 OHWS

KES CONF 1/4W SE 470 OHHS

KES COWS INTE PX 420 OHRS

BES COME 1/4M 2% 320 OHMS

RES COMP 1/4W 5% 2.4 K

KES CONF 1/4M SX 540 OHMS

BES COME INM DX SSO K

KES CONE 1/4M 2% 550 OHMS

MES COME INVA 2% SS K

KER COMB 1/4M 2% S K

EES COHE 1/4M 2% 1'9 K

EER CONS INM 2% IRO K

BES COME 1/4M SX 1'2 K

RES COMP 1/4m SZ 1\*5 K

EEE COME 1/4M 2% 190 OHWR

KES COWE 1/4M OX 415 K

WES COWE 1/4M 2% 3'9 K

KER COW6 1/4M 2X 23 K

MES CORE INVA 2% 3 K BES CONF 174W SX 270 OHMS

5100 11000

00011 6015

00011-0011

8,66 1,000

00011 0012

2,00 1,000

000.1 00.1

2100 11000

000.1 00.1

2:00 1:000

00011 0018

1'00 1'000

2,00 1,090

1,00 1,000

000'I 00'9

000,1 00,1

000:1:00:1

2,00 1,000

1100 11000

000'I 00'8

10:00 1:000

20 B FF

V3 3 8V

93 3 AV

46 F EA

V2 & EV

47 6 EH

43 4 84

45 b EV

भा तार

40 F EA

39 P EA

V3 d 90

23 h EV

99 4 99

32 b E∀

24 b EV 22 b EV

35 E EU

31 P EA

30 F EA

29 P EA

01

41

01

01

10

01

01

01

95

01

01

01

01

01

θŢ

OI

01

01

θŦ

· 01

3/63/35 00/00/00 0

3475a.fa. 00/00/00 0

6/66/66 00/00/00 0

13/65/65 00/00/00 0

.4788788 00/00/00 0

56/65/66 00/00/00 0

16/66/66 00/00/00 0

#6/66/66 00/00/00 0

. 6/65/65 00/00/00 0

35/65/63 00/00/00 0

15/64/66 00/00/00 0

35/55/35 00/00/00 0

88786786 00706700 0

35/65/66 00/00/00 0

86/66/68 00/00/00 0

06/56/65 00/00/00 0

99766766 00700700 0

26/56/66 00/00/00 0

46/86/68 00/00/00 0

66/65/66 00/00/00 0

CA/A6/64 00/00/00 0

196666191

HISSERIOI

191332472

126555191

161335431

191222295

££££££191/

TEESEE 191

191222205

1773227171

191222545

161333241

191332554

19133253

161332221

191222505

191322195

191522191

VS1322191.

161333132

191322155

66/66/66 00/00/00 0

66/66/65 00/00/00 0

01

01

2.00 1.000

2,00 1,000

83 P EA

A3 9 94

IC NOT1 FOLLOWER LM310N

IC 10-BIL D/A CONV DAC-10

901108

7262010

Lectos SA MANUFACTURING MANAGEMENT DATABASE 999

## INDENTED BILL OF MATERIALS

48 OL 19\02\86 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

	#81: E6400-5
	1842SEKRFIES
3	THER CODE:

				7.		
¥	\$60¢	BC: B	NOX: EV	FORED F9400-2	COMPLETED	:083
					7 4467 1	# 7 XIL

3-H4Y-1989 09:42

:0'EE'561'5

00100100	AA1 AA1 AA	v	A *	000 1	VV C	Α2	13	36	Otways than a state of all	V 10696Z
56/66/66	00/00/00 (	)	01	1,000	00.9	ĄЭ	đ	L6	IC 2-RIL SHIEL BEG 14F239	9600099
66/66/66	00/00/00	0	10	000.1	00.2	ΕĄ	ď	96	IC 19K NA E-EKOM S319-1	9171852
)6/66/66	00/00/00	)	01	1,000	1.00	₽B	4	\$6	IC SEKIAL ADDER ANZSLSIS	\$1002\$0.
66/66/66	00/00/00	0	01	1,000	00.1	₽Э	ď	<b>V</b> 6	IC 4-BIL CONNIER 74LS163	£912bb0
66/66/66	00/00/00 4	)	01	1,000			4		IC 1-K ELOP 74F109	0340109
	00/00/00		10	00011		ΕÀ		26	IC D-IARE FOS FLOR 74F74	7700750
	00/00/00		01	1,000			4		IC S-INENI NEND 14E00	0230000
	00/00/00		01	1,000		ΑΞ		0a	IC OCIAL I-TYP FF 74L8534	0071534
	00/00/00			000.1			ď		IC 8-BIL BEGISL SNAVES374	-001700
	00/00/00		01	1,000		A3		88	IC DECVDEMNCTIFL PALSISSM	0041122
	00/00/00		01	1.000		₩3		<b>48</b>	IC DVID SEFCIK SNIGER	\$501600 \$501600
	00/00/00		10	000,1				98	IC ONVE EL-FE SHYALSTYSH	901000
	00/00/00		10	1,000		EA TA		\$8	IC HOLLINIER SNYALSIZA	6401400
	00/00/00		01	1.000		A3		58 58	IC 2-IN AND GAT SNYALSOBN	9021089
	00/00/00		01	000.1		ΕÀ		18	IC FOS WAND GT SN74LSTON	9901200
	00/00/00		01	000,1		ΑЭ		78	IC S-IN NOB BI BNJ4F805N	
	00/00/00		01	000.1		A3		18	IC FLIF-FLOP SN74LS74N	0037027
	00/00/00		01	1.000		43		98	IC 3-1N NAMD 61 SN74LS10N	0021048
	00/00/00									7401200
	00/00/00		10	1,000		43		64	IC S-IN WAND BE SNAMFROOM	0021058
	00/00/00		01	1,000		EA		84	RESISTOR NETWORK 2.2 K	0042525
			10	1,000		EA		24	WER AWKI CEWHEL RK	0487502
	00/00/00		10	000.1		ΕŖ		92 .	RES WARI CERNET SOO OHNS	1052840
	00/00/00		01	1,000		A3		SZ.	WER AWKI CERKET TOK	222222
	00/00/00		10	000'I		₩3		44	KEE LMK MM 5'2M 2X '2 OHW	2532002
	00/00/00		10	1,000		¥3		27	RES WIREWOUND .22 OHMS	2137622
	00/00/00		01 01	1,000		A3		7.7	RES PREC RUSSE 34.8 K	8221241
	00/00/00		01	000,I		E₩		17	KES PREC RUSSD 10.0 K	8221486
00/00/00 00/00/00						EĄ		04	RES PREC RNSSD 6.49 K	Tables8
	00/00/00		10 10	1,000				69	RES PREC RNSSD 5.62 K	577 1258
	00/00/00			1,000		£À		S9 (9	KES PREC RNSSD 3.65 K	6221463
	00/00/00		10	000,1		<del>у</del> Э		<u>۲</u> ۶	RES FREC RNSSD 3.01 K	45 1528
						43		99	RES PREC RNSSD 2.61 K	271228
	00/00/00		10	1,000		A3		<b>5</b> 9	RES PREC RNSSD 2.37 K	8271459
	00/00/00		10	000.1		₩3		<b>†</b> 9	EES LEEC GN22D 5'00 K	8221455
	00/00/00		10	1,000		ΕÀ		£9	KEE EKEC BN22D 1'20 K	8221410
	00/00/00		10	1,000				79	RES PREC RNSSD 1,21 K	19521401
	00/00/00		10	1,000		¥3		19	KES DEEC EMP2D 852 OHWR	S821388
	00/00/00		10	000'T		₩3			VES PREC RNSSD 604 OHMS	6221372
	00/00/00		10	0001		¥3			KES PREC RUSSI SII OHKS	3511528.
	00/00/00		10	1,000		#3 E#			WEELSTOR WW SW 1.0 OHM	9 <b>223708</b> *
	00/00/00		10	1,000		A3				01020821
	00/00/00	-	01	000.1					RES CORP 1/4W SZ 9.1 K	71322811
	00/00/00		10	00011		₩3 ₩3			BES CONE 174M 2% 850 OHKS BES CONE 174M 2% 8'8 K	11332821
	00/00/00		01	1,000						1332983
	00/00/00		OI						KER COWE INOM 2% 980 OHWR KER COWE INOM 2% 9°5 K	189SEE1!
	00/00/00	-	01	000.1					BEE COME 1/4M 2% 950 DHWS	7292211
	VV/ VV/ VV	v 		AAA }	vy :	٧3	· a			/1332951 ::
2180	EATE.	2011	NO.	ViO93	#2SEMBLY	i.u.i	<b>ე</b> ლ		הבסטעונ זימא	
	EFFECTIV				VEGENDIA ULA DEE		U-D	OII MIMBE	DESCRIÈTION	MPONEKT PART
PHATTAN	111777777	OFFSET		4 131Y	020 VID	T2		H-TT.		
		Lagaat	271103						NOW: EV SC: 8 SEA: W	ESC: COMPLETED BOARD F9400-2
									A turn in the Art tull	A AASAT AMAAA ATTT SAWAA SAGS

10M 30A9

### 19-HWA-1686 06:45 MFG.RE.291.2 Lector SA MANUFACTURING MANAGEMENT DATABASE 999

220440108 220440109

PART: F9400-2 **SABASSEMBLIES** CLASS CODE:

\_\_\_\_\_ INDENTED BILL OF MATERIALS

		68/50	7. Tev	) sv		
NOWBER	TIEW	MOUBEK	1.88.1	<b>VERFUELT</b>	ЬĦ	20K1FB

		120000	THOU							NON: EN 2C: E BEN: W	PLETER BOARD F9400-2	DESC: CON
inactive Itat			01	MIELD	OIX PER		SC	TTEK V NUKBE	В	RESCRIPTION		CONFONENT
	00700700				VV )	·		~~~~ -			, ,0153429\88015342	
	00/00/00			000,1	3.00			101		IC VOLT COMPARATOR : M319N		508041001 508021002
	00/00/00			000,1				102		IC SOFEE MIDIH WODOF 3254		70804725v
	00/00/00			000,1				103		IC DAY OF ARE LESSEN		S08110325
	00/00/00				20190			701		DIODE SMILCHING INVIVE		520110006
	00/00/00				2,00			102		DIODE FICOVALERE BAV 45		320120042
	00/00/00			1,000				901		DIODE ARRAY (HU CASCATE)		525660641 
	00/00/00			000.1				201		DIODE RECTIFIER LAKO		732040090
	00/00/00			00011				108		DIONE RECTIFIER EGP30D		522850036
	00/00/00		• •	000'1				100		DIODE RECTIFIER IN MR816		732830819
	00/00/00			1,000				110		DIODE ZENEK 6.8V IN75AA		24041275
	00/00/00			000.1				III		DIODE ZEMEK 7.5V 1M958B		240423958
	00/00/00			00011				115		DIODE ZENER 5.1V 1N751A		24042575
	00/00/00			000.1				EII		DIODE ZENEK 2'9A INJ25V		240422752
86788788	00/00/00	<i>i</i> ) (	10	1,000	2.00			114		DIDDE HOT CARRIER HP2800		522010800
	00/00/60				12,00	ŔЗ	d.	SII		DIODE HOI CYKKIEK HL5832		52301083
	00/00/00				21,00	Ε¥	4	ZII		TRANSISTOR NEW 2N5770		27017000
	00/00/00				12'00	ĦΞ		811		TRANSISTOR NPW 245962		270170002
	00/00/00			1,000				611		TRANSISTOR PMP 2N2907A		57511000
	00/00/00			000.1		₩3		150		TRANSISTOR PUP ZNSORY		575170001
	00/00/00				20,00	ΕŅ		121		TRANSISTOR PMP 2NS771		57517000
	00/00/00			0001		#3		122		TRANSISTOR FET 'N' IRFS13		S80190513
	00/00/00			00011		₩3 ~~		153		TRANSISTOR FET 'N' 18F642		Z80160642
	60/00/00			00011		¥3		124		1KANSISTOR FET 'F' 9523		Z81180255
	00/00/00			1,000		₩3		125		CHOKE FERRITE SINGLE LEAD		20002000
36/66/66 36/66/66				000.1				971		INDUCTOR MOLDED 10 UH		201910102
	00/00/00 ( 00/00/00 (			1,000				721		EIFTER CHOKE 2 AMP AS UH		20528048(
66/66/66 66/66/66				1,000		₩3 ₩3		158		CAREL TO DOEN EDAKE TE		7000010V 377051004
66/66/65				1,000						SOCKET IC OPEN FRAME 18		400000318
66/66/65				1*000		ΕĤ		121		20CKE1 IC 21 DI6-5¢ 20CKE1 IC 21 DI6-19		400231016
66/65/65				1.000				135		M-W PIN, ONE SIDE, 1 WRAP		\ 4080F2003 \ 40024105
65/56/65				1.000		EA				SWITCH THERMAL IA N.O.		45655000
66/66/65				1,000				bei oot		TRANSFORMER HV SWITCHING		10006Z0 <b>7</b> \$
65/66/66				1,000		¥3				HDE SOLD TAIL/MALE PIN 3		200011454
88/68/88				1,000	• •	ÊÀ		921		HUR SOLD TAIL/MALE PIN 8		42411100
66/66/66				1,000		₽∃				BLOC FOR SOCKETS 3-PIN		42415100
55/55/65							4 5			HOW DIE SOLD TO FC BD 2		42421000
66/66/66				1,000			તે (			HDR DIF SOLDER TO MALE 3		42431100
68/66/65				000.1		₩3	3 !			HOR HALE FIN TO WW (2X2)4		42421200
54/54/56				000°I			ਰ			HDR DIP SOLD TO MALE 32		424970023
66766766			](	1,000	3.00		4			KEYING FLUG (SNAP IN) BUK		424605001
66788766	00/00/00 (	0	1	1,000	00.1	ЕЧ	4 8	143		GROWNET TOWN OD SHW ID		48201100
66166/60			1	000°T	0013	43	4	144		TEANSIPAD 'SMALL'	1	100011000
66166.66				1,000			4 5			MOUNTING KIT FOR TO-220	ğ	20049000
30/35/56				000.1		ŔΞ				SCREW CYL HD FHIL MAXA		220430109
61/66/60				1 *000		¥3				SCEEM DAT HE WEEK		22043010
2010/01/20	7 1117	u V	/ L	マンマート	1717 A	۲.		<b>∪ ∤ }</b>		TANK ITTIG ALL INC. HOUSE		V 1 V 1 1 V M M

SCREW CYL HD PHIL MAX3 149 F EA 2.00.1.000 10 0.00/00/00 99/99/99

148 E E4

SCHEM CAT HD WHILL MAXE

01 000°T 00°Z

56/56/53 00/00/00 0

75-MAY-1989 09:42 HEG.RES.291.2 Lector SA MANUFACTURING MANAGENENT DATABASE 999

KES COMP 1/4W 5% 3.3 K

BES CONF 1/4M SX 2'1 K

191222335

191222215

PART: F9400-2 SOURCES CTM28 CODE:

INDENTED BILL OF MATERIALS

68/S0/91 ±0 \$\ SORTED BY ASSEMBLY PART MUNRER, ITEN NUMBER 

											The second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a second section in the second section in the second section is a section in the second section in the section is a section in the section in the section in the section is a section in the section in the section in the section is a section in the sec
66/66/66	12/04/89	0	0 -	000'T	0014	Ε¥	ď	291	OR NPW 2N222A	TRANSIST	270110003
66/66/66	00/00/00	0	10	000°I	00,1	¥Э	Æ	791	Z-0046 X.8S43	PC ED PRI	719400203
66/66/66	00/00/00	0	01.	000'1	1,00	H3	H	191	PLIER SUPPORT	HV MULTII	769400231
66/66/66	00/00/00	0	01	.000 T	00.1	¥З	A	091	CONER 9400-2	LOWER HV	769400221
66/66/66	00/00/00	0	10	000.1	00.1	Ε¥	B	126	NEE 9400-2	00 A344U	709400211
66/66/66	00/00/00	0	01	1.000	1.00	ŔΞ	8	728	OK1 EAR 5400-2	HET SUPPO	709400201
66/66/66	00/00/00	0	01	000°I	1.00	ŔΒ	4	991		TIEMBAP	204150003
66/66/66	00/00/00	0	10	00011	5,00	¥3	d	122	TOM SPEXARK	KINET HO	282525224
66/66/66	00/00/00	0	10	1.000	1.00	ÞЭ	d	<b>124</b>	HYZHEK	SHOILDER	224600501
66/66/66	00/00/00	0	01	00011	2,00	A3	d	122	EX MEXTERM	SPACER HE	223230113
66/66/66	00/00/00	0	01	000'I	00.1	ΕŲ	d	125	ΣH	NUT HEX	0010EhZSS
66/66/66	00/00/00	0	70	000°T	00.4	¥3	ď	ISI	AAKEFROOF MA	AVSHEK SI	221440200
66/56/66	00/00/00	0	01	1.000	00'11	₹3	4	120	HAKEPROOF M3	NASHER S	221430300
						w- ~			 		1534267880123426788012342
DATE	3140	TIME	SEG	ATOAR	#22EKBF L	MN	ЭS	RV NUKER	ION	DESCRIPT	COMPONENT PART
INACTIVE	EFFECTIV	LEAD	01	LIEFD	GIX GES	15		ILEK			
		OFFSET	31000								
									SC: E BEN: V	NOM: EA	MESC: COMMITTED BOYED 18400-2

0 15/04/86 66/66/66

0 15/04/86 68/66/66

PAGE NO:

REDUCESTER! BRUNDLK

0

PATABASE: 999

1,00 1,000

3.00 1.000

165 P EA

164 F EA

10N 39A9

01

91

01

0T

01

10

01

1.00 1.000

00011-0011

000,1 00,1

1.00 1.000

000.1 00.1

1,00 1,000

2,00 1,000

1,00 1,000

000.1 00.1

1:00 1:000

3/88/68 00/00:50 0

6766764 00/00/00 0

-6766736 00700700 O

-6766786 00700700 0

-5, 55/65 00/06/00 0

36/68/56 00/00/00 0

36/66/66 00/00:00 0

-6466/66 00/00/00 6

13/88/38 00/00/00 0

36/46/65 00/00/00 0

图---3-95

43 8 ZF

43 d 9₩

43 P EA

44 F EA

43 b EV

45 b EH

41 F EA

40 b EV

33 b E∀

38 P EA

19-MAY-1989 09:42 Lectow SA MANUFACTURING MANAGEMENT DATABASE 999 KFG, RE, 291,2

# INDENTED RILL OF MATERIALS

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER 

CLASS CODE: 92 OE 19\02\86

107 007 00	007 007 00	V	V.	AAA 1	V') (	Αħ	G (	O.C.		awun cen maawa alaa ala		LSLILSOTI
:6/66/66	00/00/00	0	01	000'1	1'00	ξŖ	4	<b>1</b> £		KES LKEC KN22N 189 OHWS		198231352
36106/86	00/00/00	0	θI	7.000	00.1	<b>A3</b>	ď	9£		RES PREC RNSSD 68.1 OHMS		18212891
16/66/66	00/00/00	0	01	000'1	1,00	₽Э	ď	SE		RES PREC RNSSD 14.7 OHMS		178231517
15/66/66	00/00/00	ð	01	1,600	1,00	Е¥	ŀ.	ÞΞ		KES COME 1/4M DX 81 OHWS		191322310
35/65/66	00/00/00	0	01	1.000	3,00	ΕŅ	ıΉ	ደደ		EES COWE 1/4M 2% 850 OHWS		178522191
3/66/66	00/00/00	9	OI	00011	5,00	ΗЭ	d .	25		KES CONE 1/4M 2% 85 OHWS		171332850
56/66/66	00/00/00	0	01	1,000	00.4	ΕŸ	£	12		KES COME INTO 2% 95 OHWS		191332950
4/66/65	00/00/00	0	01	1,000	1.00	73	4	0E		KES COME 1/4M 2% 430 OHMS		161335431
56/66/66	00/00/00	0	01	1,000	2,00	<del>43</del>	4	62		KES CONE 1/4M 2% 500 OHWS		191332501
16/66/66	90/00/00	0	01	1,000	1.00	E∀	તું :	58		KES CONP 1/4W SZ 180 OHMS		181322191
05/65/66	(0/00/00	0	01	1.000	00.1	ĄЗ	q	23		BES COME INAM SX 120 OHMS		191322121
84/66/66	00/00/00	0	01	1.000	1,00	ΕŖ	4	92		BES CONE INM SX IO K		191222103
56/66/66	00/00/00	Ō.	0 T	000°I	5,00	₩B	નું	52		BES CONE 1/4M 2% 1 K		191332105
35/66/66	00/00/00	()	01	1.000	00,1	43	d 1	54		KES CYKBUN EIIW 310 OHWS		116522191
	00/00/00		10	1.000	1.00	ŔЭ	ď	53		KES COME INSM 2% DSO OHMS		161225751
61/66/66			10	1.000			4			KES COKE I/8M 2% 98 OHKS		191552980
	00/00/00		01	00011		#3 EV	ď			KES CHERON FILM 620 OHMS		191552951
	00/10/00		01	1.000			d :			KES CONF 1/8W SX SI OHMS		191552210
	00/00/00		01	1.000			đ			WES CONF 1/80 5% 470 OHMS		161225471
	00/00/00		OT	1.000			d :			BES COME 1/8M 2% 330 OHMS		191552221
56766786	00/00/00	9	01	000'I			d			KES CONP 1/8W 5% 30 OHMS		191552200
	00/00/00		ĵį	000 T			.j			KES CONF 1/SW SX 22 OHKS		191552550
	00/00/00		01				d			MES CONF 1/8M S% 160 OHMS		191522191
	00/00/00		01	1,000			d			KES COMP 1/8W 5% 1,5 K		191552125
	00/00/00		10	000'1		ΕĦ	ď			BES INSM 2% IK		191552105
66755765	00/00/00	0	01	000°I		∀Э	તુ			KES COME 1/8M 2% 100 OHWS		191552101
66/66/56	00/00/00	0	01	000.1	5,00	ĦΞ	d	11		EES CONE INBM 2% TO OHNS		191552100
	05/00/00		01	000'1		ΕŖ	ď	01		CAP VARIABLE 1 - 5 PF		128845010
	00/00/00		01	1,000		₩3	ď			CAP VARIABLE .5 - 2.5 PF	•	128848008
	00/00/00		01	1.000		ΨЭ	đ			CAP HINI ALUH 20% 47 UF	•	92002901 °
66/66/66	00/00/00	ō	01	000'1		ΗŒ	d	L		CAP MINI ALUM 20% 10 UF		146424106
	00/00/00		10	1,000			ď			CAP TANT DIP CASE 6.8 UF		145854982
	00/00/00		01	000'I		ŔΞ	4			CAP CERA HOND 100V 330 PF		102209231
	00/00/00		01	0001	00.4		d			CAP CERA MONO 1000 .1 UF		103427104
	00/00/00		10	000.1	00'T		ď			CAF CERA MONO 50V ,001 UF		103327102
	00/00/00		10		00'68	¥З				CHE CERA MONO 50V .01 UF		102201102
66/66/66	00/00/00	0	01	000.1	1,00	ΨŒ	d	Ţ		CAP CERA DISC 100V 10 PF		102412100
56/56/66	00/00/00	Q	01	000'1	00'1	₽¥	Ħ	Ţ	¥	COMELETED BOARD F9400-3A		F9400-3A
1-***											88015342	
<b>JTAO</b>	3140	TIRE	SEQ .	FACTR	<b>VZZEKB</b> EA	ΝN	35	никве	NΑ	DESCRIPTION		COMPONENT PART
INACTIVE	EFFECTIV	1A31	01	MIELD	DIY PER	18		ILEK				
		OFFSET	3TUOA									
										ON: EA SC: R REV:	· Y V9400-3A	DESC: NUBITANT SUB
												PRET: V9400-3A
												<b>SUBASSEMBLIES</b>
												CLASS CODE: 2

BESISION NEIMOWN 120 OHWS

WES NOW! CERNET SOO DHIS

KER AMEL CERMET 200 OHKR

KES AVEI CEEMEL 100 OHWS

KES VARI CERMET 10 K

KER NAKI CERMET 1 K

KER AND CERNET OK

KES EKEC EM221 10.0 K

MES BREC BROOD 5112 K

KES PREC RUSSD 750 OHMS

BER BREC BHRRD 455 OHWR

151240061-

181437501

181437201

181427103

181437102

181437101

179227202

198231486

198221452

182123871

**ZSETES891** 

PAGE NO:

46/46/46 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

36/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

01

01

01

01

01

10

OΙ

10

01

01

01

4.00 1.000

4.00 1.000

1.00 1.000

1,00 1,000

1.00 1.000

1,00 1,000

9,00 1,000

2.00 1.000

24,00 1,000

5.00 I.000

3.00 1,000

### INDEKLED BIFF OF MATERIALS -KPK-1689 09142

-------

48 OF 16/05/89 SORTED BY ASSEMBLY FART MUMBER, ITEM MUMBER

	00700700		Q3	000.1		73				BEAD SHIELDING FERRITE	10001000
	00/00/00		10	000,1	00.1	₽Э	j	98		DEFBY LINE 10 N-SEC	0100106
66/66/66	00/00/00	0	01	1,000	00.1	ΕŲ	ď	82		ACORSISTOR FMP 2N2907A	10001157
66/66/66	00/00/00	0	01	000.1	00.1	ΗJ	4	<b>78</b>		TRANSISTOR FWF UHF BF032	75030037
66/66/65	00/00/00	0	10	1.000	3,00	₽Ð	d	83		TRANSISTOR NPN UHF BFR90	06002112
66/66/66	00/00/00	0	10	1.000	00.1	₩3	d	85		OTTENS NAW AOTELEMANT	10007107
66/66/66	00/00/00	0	10	1,000	00.1	₽Ð	d	18		DIODE ZENER 4.7V 1N750A	10452420
66/66/66	00/00/00	0	01	000'I	1.00	A3	d	08		DIODE SMILCHING IN4448	20110002
66/66/66	00/00/00	0	01	000.1		₩3		<i>6</i> Z		IC bos nort BEC FR340	08261340
	00/00/00		01	000'I		ŔΞ		84		IC NEC NOLT REG LM320	28281320
	00/00/00		10	1,000		ΑЭ		LL		IC NOFT REG -5V UA7905UC	38154005
	00/00/00		10	000'I		A3		92		IC NOFI WEG LOS NATROS	38122002
	00/00/00		10	1,000			d			IC TEEL OF AMP LF356A	9911080
	00/00/00		01	00011		83		44		IC TRIFL LINE ROUR 10H116	91144420
	00/00/00		10	000'1		EA		22		TC 8-BIT FLASH ADC 77200	27200200
	68/60/90		10		00191	₽∃		7.7		IC SKX8 SEVH NHR119-3	72280319
	00/00/00		01	1.000		EA		17		IC 1ABE D EFOB WC10521b	15254040
	00/00/00		10	000.1		E∀		02		IC SHIEL REGISTER HC10141	14124040
	00/00/00		10	1,000		E₩		69		IC FINE RECEIVER MC10116P	1107073
	00/00/00		01	000.1		₩3		39		IC GUAD TRANSL MC10125P	80025040
36/66/66			01	1,000		EÀ		<u> ۲</u> ۶		IC NOW DEVING KEIVIOED	04045005
366/66/66			01	000.1		43		99		IC HEX I W-S E-E WCIOINGE	04022002
	00/00/00		01		00.41	43		S9		IC D-136 EFO6 34E354EC	
	00/00/00		10	000.1		A3		57 ₹9		IC HEX D H-2 EFOL TOHILY	00371374
	00/00/00		01	0001		EA EA		¥7 Σ9		IC DOWN D W-8 EFOR 10H131	90244121 90244121
	00/00/00			000.1		EA EA		79 79		IC PARALLEL D REG 74F378	
	00/00/00		10 10	1,000		EA EA		19		IC DUAL OR-AND MCIOHILZ	86246278
	00/00/00		10		10.00	A3		09		IC 8 X BRELEE SNAFRSAG	2004200
	00/00/00		10	1,000				6G ·		IC DECIDENTIL SNAMFRISBN	30071001
	00/00/00		10	000.1		EĄ EV		88 5			Z901\000C
	00/00/00		01	0001		EA EA		2S		IC ONVE SET /NE SNS4FS125N	30041057
	00/00/00									IC S-IN NAND BUF 74LS38PC	00035010
	00/00/00		10 10	00011	•	E. <del>)</del>		9 <u>9</u>		IC 2-IN AND GAT SU74LSORN	98012000
				1,000		43		22		IC 3-IN FOS NOR SN74LS27N	ZS01E000
	00/00/00		10	1,000		¥3		15		IC HEX INVERTER SN74LSO4N	90021046
	00/00/00		QI.	000.1		#3		23		IC 2-IN NAND 6T SN74LSOON	00021028
	00/00/00		or .	00011		₩3		25		RESISTOR NETWORK 470 OHMS	1742431
	00/00/00		01	1,000		A3		is		RESISTOR NETWORK 470 OHMS	1742424
	00/00/00		10	00011		₽Э		20		RESISTOR NETWORK 470 OHMS	17424003
99/99/99	00/00/00	0	01	000.1	1,00	₽∃	વ	6 <b>t</b>		RESISTOR NETWORK 330 OHMS	90042331
						***		W		407 PM 400 Ath Bak Wall line 5600 mm Ath wife them grid year 400 rayk year 4.0 Tak Wall 400 Ady Ary Ary 407 Ser 1449 Ath Spin 1000 Ath	
	ETAO				<b>PERENBLY</b>				79	DESCRIPTION	TAA9 TWENGAM
INACTIVE	<b>EFFECTIV</b>				OIX PER	15		ITEM			
		OFFSET	BUMLE								
										NOW: EV SC: E BEA:	EC: AMELANT SUBYY U9400-3A
										•	81: V9400-3A
											BASSEMBLIES
)									4.0.15	A CAT UP MU	ASS CODE: 2
· sind									58/8	0/91 30 50	•

97 P EA

₩3 J 96

82 F EA

84 F EA

93 P EA

85 ₽ EA

61 P EA

90 F EA

86 b EV

88 F EA

87 P EA

FLAT WASHER M3

SCKEM CAT HD BHIT W3X9

CABLE CO-AX 30CH SHB-SHC

HDE DIE SOCD 10 NALE 96

HEADER 2-SIDED FEMALE 12

HDE DIE SOLD TO MALE 16

HOW DIE SOLD TO PC BD 2

SOCKET SINGLE WIRE 10-POS

SOCKET SPRING SINGLE WIRE

CHOKE FERRITE SINGLE LEAD

BEYD SHIEFDING LEBUILE

00102419

20420109

10022008

96001915

24320015

24214016

24310005

01179450

S0009ZS0

10002000

10001000

REGUESTER! BRUNOLE PATABASE: 999

66/66/66 00/00/00 0

66746766 00700700 0

EFFECTIV INACTIVE

PAGE NO:

REGINE'S31'S FECTION OF HANDERCLOWING MANAGEMENT DATABASE 399

INDENTED BILL OF MATERIALS

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

68/50/91 40 SV

NOW! EV RC: E BEA:

IC SYNERE \$ HOLD HSH202

bC BD bKEV23√X 8400-3A

COMPONENT PART DESCRIPTION

ZOZHSH

719400313

PART: V9400-3A . RABY RELIER CCASS CODE:

TP-HVA-1686 06:45

DERC: NYKIVMI RNB.A NA400-24

28252324 99 P EA KINEL HOLLOW 2, SX9KK 2,00 1,000 56/66/65 00/00/00 0 QΪ 225430100 NUT HEX H3 66/66/66 00/00/00 0 01 4,00 1,000 33 b E∀ 15342928601534292886015342-RU NUMBER SC UM ASSEMBLY FACTE SEQ TIME INTE 3TAI

101 B EA

100 E EA

ITEK

SI OIL BEE

000.1 00.1

000.1 00.1

LIEFD 10

OT

reyu ROUTE OFFSET 86/86/86 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/66 00/00/00 0

) 66/66/66 00/00/00 0

10

01

01

10

10

1.00 1.000

1.00 1.0001

1,00 1,000

000.1 00.8

2'00 1'000

48 F EA

43 9 7A

46 F EH

42 E EV

44 F EA

IC 4-IN EDS WAD SMIAFSSIN

IC 2-IN NOW RE SNAMFROSM

IC S-IN NUMB EL SNATTEOON

RESISTOR NETWORK 470 OHMS

KESISION NEIMONK 430 OHMS

### Lector SA MANUFACTURING MANAGEMENT DATABASE 999

INDENIED BIFF OF MATERIALS 19-MAY-1989 09:42 WE018E158115

48 Ot 19\02\83 SORTED BY ASSEMBLY PART MUMBER, ITEM MUMBER

•	001011	7C7 GITO	727.4 7 17 A 12	• 0.0.0
	-		4-00460	1196
			SEKBLIES	SHAN

CLASS CORE;

200031013

500021021

200031028

150842471

160642471

7-00460	LIBINS	TMAIRAN	10930
•		4-00460	11969

-)		00/00/00			A t	000.1	00.2	ĽΣ	ď	77	NEIROSK 470 DHMG	90121239	160642471
		00/00/00			10	000.1	1,00	43	ď	43	NEIMOUK 330 OHKS	RESISTOR	180642331
	66/66/66	00/00/00	0		01	000.1	2,00	∀Э	તું	45	NEIMORK I K	RESISTOR	160642102
	66/66/66	00/00/00	0		01	000.1	00.1	Ε¥	d	It	CEBWEL 30 K	RES VARI	161427203
	66/66/66	00/00/00	0		01	000.1	00,1	₩3	d	04	ENDOD 133K		26212687
	86/66/66	00/00/00	0		01	000.1				£	ENSZD 4.64 K.		257125891
		00/00/00			01	000.1		₽∃			ENZZD 5'91 K		
		00/00/00			01	000.1				<u> ۲</u> ۶	RNSSD 1,47K		19821
		00/00/00			01	1,000		₩3					408231406
		00/00/00									BN22D 981 OHHS		22515891
					10	1,000				32	SWHO 16 25 Mb/1		014325191
		00/00/00			10	000.1		43			1/4M 2% 850 K		191222854
		00/00/00			01	000.1				55	314N 25 29 OHKS		098822191
		00/00/00			10	000.1		₽¥			1/48 25 2'1 K	RES COMP	715222191
	66/66/66	00/00/00	0		10	1,000	4,00	ĦΞ	d	IE	1/4M 2X 21 OHKS	KES COMP	191322210
	66/66/66	00/00/00	0		10	000.1	00.1	ĦΞ	d	92	SWHO OZE ZS ME/I	BES COMP	12425191
	66/66/66	00/00/00	0		10	00011	3,00	₽Đ	તુ	58	SWHO LA ZS WALL	KES COMP	024825191
	66/66/66	00/00/00	0		01	1,000	1.00	ŔΞ	d	58	SHHO 022 75 Hb/I	KES CONE	161335331
	66/66/66	00/00/00	0		10	1,000	3.00			22	SWHO 22 22 MF/T		19132230
	66/66/66	00/00/00	0		01	000'1				58	1/4M 2% 57 OHKS		0/2525191
	66/66/66	00/00/00	0		10	000.1	0018			52	T/4M 2% SSO DHW2		19132251
		00/00/00			01	1,000				54	SWHO ZZ ZS MV/I		
		00/00/00			01	000.1				53	1/4h 2% 5 K		7272777
		00/00/00			10	000.1		EA					191532505
		00/00/00									1/4M 2% 180 OHRS		181325191
					10	000.1				17	1/4h 2% 18 0HWS		081522171
		00/00/00			01	000.1				20	1/4M 2Z 12 K		ESIGEE191
riore.		00/00/00			01	000.1				41	1/4M 2% 1'2 K	KES COMP	191322125
)		00/00/00			10	000.1	3,00			18	SWHO OGI 25 Mb/I	RES COMP	ISIGCELAI
1	66/66/66	00/00/00	0		10	000.1	00.E	Ŕ∃	đ	41	1/4h 2x 10 k	RES COMP	161332103
	66/ <b>66</b> /66	00/00/00	0		01	000*1	3,00	₩Э	4	91	1/4M 2% 1 K	RES COMP	191322105
	66/66/66	00/00/00	0		01	000.1	1.00	Ε¥	4	12	1/4M 2% TO DHKR	BES CORP	001525191
	66/66/66	00/00/00	0		10	1.000	1.00	ĄЭ	4	þΙ	SWHO Z'V XG MV/I	KES CONP	440SEE191
	66/66/66	00/00/00	0		10	000 1	1.00	ÄЭ	4	EI	ABL 2.8-12.5FF	CAP VARIA	126860001
	66/66/66	00/00/00	0		01	1.000	00'1	₩3	d	15	CEKA 3.5 - 18 PF	CAP VARI	128816001
	66/66/66	00/00/00	0		01	000.1	00.8	₽∃	4	11	ALUM 20% 10 UF		901729961
	66/66/66	00/00/00	0		01	000,1	1,00	¥З			HICH DH2 180 bE		181902911
	66/66/66	00/00/00	0		01	000'I		₩3			HOND 1000 330 EE		103204331
		00/00/00			01	000.1		E₩			KOND 100V .33 UF		103437334
		00/00/00			10	1,000		¥3			HOND TOOK 'I DE		
		00/00/00			OI	000.1		A3			HONG SOV , O1 UF		103427104
		00/00/00			01								102307103
		00/00/00				1,000		¥3			DIEC 1000 85 FF		102412820
					10	1,000		¥3			DISC 1000 236E		102412330
		00/00/00			10	000'I				2			102412180
		00/00/00			10	000.1		43			19 5. 1000 S. 6 PF	•	102412056
		00/00/00			10	1,000				1	THISC 1000 4.7 PF	CAP CERA	105415047
		00/00/00			10	1,000				1	D BOWED E3400-4		E3400-4
		IMTE						ЖN	30	и искви	Y NOI.	DESCRIBL	COMPONENT PART
	INACTIVE	<b>EFFECTIV</b>				KIEFI	OIX PER	18		ILEH	· ·		
			13	OFFS	<b>STUOA</b>								
											SC: B REV:	NOW: EH	DESC: NUCLEMI SUBIT V9400-4
													FART: U9400-4
													PTITALITONAMA

### 0 0000000 040444 92 P EA 1,00 1,000 TC "MOKO" GRADI "DIBUK" WAFAON" MUL407.... 200009617 93 9 96 FC BD FREAASS'Y 9400-4 000.1 00.1 6766766 90700700 0 20198719998 CAP CERA CHIP 10% .01 UF 82 B ER A78A78A 00/00/00 0 10 000.1 00.8 KINEI HOFFOM S'2XANN 282727324 64 F EA 8/88/88 00/00/00 0 3.00 1.000 TRANSIFAD 'SMALL' 200110001 2100 11000 83 b E8 A/6A/SE 30/00/00 0 480022001

CYBEE CO-WX 20CH SHE-SHC 01 2100 11000 5/65/66 00/00/00 0 HDE DIE SOCE TO WALE 96 10 8/58/65 00/00/00 0 000'I 00'I

89 F EA 90 F EA 92 F EA HDE DIE SOLDER TO MALE 2 10 5/65/86 00/00/00 0 1:90 1:000 HEADER 2-SIDED FEMALE 12 1,00 1,000 3/66/66 00/00/00 0 HER BIF SOLD TO PC BD 2 A3 9 88 8,00 1,000 CRYSTAL 10PPH 100MHZ 87 P EA 1.00 I.000

8/88/88 00/00/00 0 6/86/66 00/00/00 0 89 L EV INDOCTOR MOLDED TO UK 2,00 1,000 6/66/66 00/00/00 0 01 85 F EA CHOKE EERRILE SINGRE FERD .6766765 90700700 0 OT Z\*00 I\*000 70 000'1 00'9 BEAD SHIELDING FERRITE 3/66/66 60/00/00 0

83 F EA ITTANS PWP PUSTSNAMT .6/64/64 00/00/00 0 3,00 1,000 82 F EA TRANSISTOR FUR 2NSO87 .A/AA/A6 00/00/00 0 01 000'1 00'2 3,00 1,000 81 P EA ÛΙ .6/66/66 90/00/00 0 10 000'1 00'1 6/65/65 00/00/00 0

TRANSISTOR NAW A401 79 F EA 80 F EA DIODE SCHOLIKY BAR HP2811 01 000'I 00'V DIODE SMILCHING INDUO 3/84/46 00/00/00 0 01 000'T 00'T 76 € E¢ IC AOF1 KER DOWN REGOLD 4/66/56 00/00/00 0 2,00 I.000 01

73 P EA 74 P EA 75 P EA 75 P EA 77 P EA IC SINGLE OF AMP LASOIAN 3/48/68 00/00/00 6 3.00 1.000 IC LEIGH FINE BUNK TOHITS .6/66/66 00/00/00 0 M 1,00 1,000 IC S-INEGL OBANOR ETOTOTE 6/66/66 00/00/00 0 01 IC FINE RECEIVER ACIOI16F 2.00 1.000 48/86/68 00/00/00 0

IC BOND LEVARE HCTOISEL 6/64/66 00/00/00 0 nr 4\*00 I\*000 72 P EA IC ONAD TRANSL MCIOL24P OT 2'00 1'000 16/56/55 00/00/00 0 71 P EA IC 4-2-3 IN CATE ACTOLOSE 000'1 00'1 -6766766-00700700-0 OΙ \0 h FB IC BINNEL COUNTER TOHOTA OI 2'00 1'000 56/66/66 00/00/00 0 49 P EA TETHOT BOTH S-W I THOU OF

-6/66/66 00/00/00 0 5,00 1,000 6/66/66 00/00/00 0 ÐΙ 3'00 I'000 ₹3 4 87 IC 5-3-5-IN OK/NOK TOHTO2 -5/56/56 00/00/00 0 3.0 3'00 1'000 67 P EA IC D-119FE POS FLOP 74F74 01 2,00 1,000 99 E. EU IC BOS BOLLER SNAGESISSE 36/66/66 00/00/00 0

43 9 28 IC 3-INFUT NAND 74F10 ٥t 1.00 1.000 .6766768 00700700 0 64 F EA IC WULTIFLEXER SWALSISI 1,00 1,000 46/66/66 00/00/00 0 93 F EA IC 8XFVICH D-1ALE 14F2313 2,00 1,000 36766786 00700700 0 ŌΤ 43 F EA IC ENR XCEINER BANAFRSARM 16/66/66 00/00/00 0 0I 5'00 1'000

91 F EA IC OCLUE BUFF SN74LS244N 6/46/66 00/00/00 0 ŌΙ 2'00 1'000 A3 9 06 IC D-1Ab EF-EF SNATSSA3M 000'I 00'b 36/66/66 00/00/00 0 IC 8-EIL BEGISL SNAFREZA 69 P EA :6/66/65 60/00/00 0 OI 2,00 1,000 28 b EV IC 4-BIL CALE SANGERSION 2.00 1.000

35/55/65 00/00/00 0 10 27 P EA IC DECIDENDEND RANGER 38N 36/66/66 00/00/00 0 10 1,00 1,000 55/66/66 00/00/00 0 OI 006'1 00'1 99 B FB IC DATA SELCTR SNYALSISSN IC OF/IN COUNT SNZ4LSI91N 01 22 b EV

38/55/65 00/00/00 0 000\*1 00\*9 54 P EA IC ONVE SETVAL SNAALSISAN 10 36/66/86 00/00/00 0 000'I 60'I IC 4-EIL CLE SNJ4FSI9IN 35/53/66 00/00/00 0

01 000,1 00,1 01 000,1 00,1 01 000,1 00,5 56/66/66 00/00/00 0 IC 7-K EFIB-EF RMAMBIISM IC BINDER CNTR SN74L5393N 36/56/66 00/00/00 0 OT IC BOS BOLLER SHIGTSISSH 15/65/65 00/00/00 0 3,00 1,000

IC S-IN WAD GWI SNYALSOBN £755755 00700700 0 T53429\860T52429\860T5342-----

FACTR SEG TIME DATE DATE BA NAMBE SC ON MESENBLY DESCRIBLION TIEN ST GTY PER YIELD TO LEAD EFFECTIV INACTIVE ROUTE OFFSET

DESC: NYKIYMI SNB.A NA400-4 NOW: EV SC: E KEA: PART: 49400-4

SUBASSEKBLIES CLASS CODE: 2

960019656

124210005

424370012

42431000S

210062100

EOIDIOIOE

200020001

200020002

322120005

100021523

270130401

522010811

530110002

208021201

208011003

207444116

204042016

204042011

204042008

204042007

204042004

200444016

200344131

200344105 200340074

200330126

200220010

200081002

200071373

200071245

Z000Z100Z

200071005

200071003

200041073

200041062

200041024

200041045

200041027

200041026

200041008

200031101

200031089

200021086

COMPONENT PART

48/S0/91 40 SV

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER -------

> INDENIED BILL OF MATERIALS 74-44Y-1989 09:42 WHEN SAINS FECTOR BY WANDENCINKING MANAGEMENT INTRIBEE 599

PAGE NO!

0 05/02/86 66/66/66

1,00 1,000

41 B EH

b€ BD EBEV28.X 8400V-25

3.RE.291.2 Lecros SA MANUFACTURING MANAGEMENT DATABASE 999

### INDENIED BIFF OF WATERIALS PP:40 6851-14H-

48/90/91 ±0 59 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER #28 CODE:

:400243

11: E34004-21 PRESENTER

IC: CONGLETED ROWED F94004-SI

NOW: EV SC: K KEN!

00100100	007 307 CV	•	v	VVV >	00 F	V 3	-17	<b>*</b> *	DP DN EDELACOLY DANALES	175	500V(
66/66/66	05\02\88	0	0	000'1	1,00	₩3	Ä	04	EC BD EBEBRS.X 84004-21		300bi
66/66/66	05\02\88	0	0	000.1	41.00	₽¥	$\mathcal{H}$	<b>6£</b>	FUSH SWITCH EXTENDER	223	:420S
66/66/66	05/02/88	0	0	1,000	32,00	ΕV	Ħ	¥ 38	FED CONEK 8400-2	ĮΙζ	300ti
66/66/66	05\02\88	0	0	1,000	00,4	ŔЭ	હ	L٤	SEACER HEX M3X8MM	801	(520)
	05/02/88		0	1,000	20,00	₩3			MASHER SHAKEPROOF M3	000	4205
66/66/66	05\02\8	0	0	1,000	20,00	₩3	4	SΣ	SCEEM CAT HD WHIT WAXE	901	1024
	05\02\88		0	1,000	00.14	ΕĦ			SMIICH ENSHENIION SESI	005	0191
66/66/66	05\02\8	0	0	000.1	00.4	∯3	4	EE	SMIICH KOI N\SIOF 12-FINS	313	0100
	68/50/70		()	1.000		ΕŖ	4	35	POLARIZING KEY	005	0096.
66/66/66	05\02\88	0	0	000.1	00.1	₩∃	4	IE	HEADER STRAIGHT ST 34-PIN	<b>)</b> \$\$	1210
66/66/66	68/90/20	0	0	1,000	00,05	₩3	ď	30	DIODE FED KEF HFWB-0451	121	4434
66/66/66	05/02/88	0	0	1,000	2,00	ΕV	d	56	DIODE FED KED HUNK-0300	200	5433
66/66/66	05/02/88	0	0	000.1	2,00	ΕŸ	d	58	DIODE SMILCHING IN4448	900	1100
66/66/66	68/50/20	0	0	1,000	00.74	₽₹	ન	22	DIODE SMILCHING BUNGS	Z90	0500
66/66/66	05/02/88	0	0	1,000	3,00	E∀	4	58	IC MUX/TEMUX HCT4051	ISO	342C
66/66/66	05\02\88	0	0	1,000	4.00	₩3	4	52	IC SHILL REGISTER 74F164	591	1029:
66/66/66	05/02/88	0	0	000,1	00*I	₽3	q	54	IC DECYMONITIEN SWY4LS139N	138	1140
66/66/66	05\02\83	0	0	000'I	1,00	₽Э	4	53	IC DECIDENALTE SNYALS138N	290	0110
66/66/66	05\02\88	0	0	000.1	0019	Ε¥	ď	22	BES NARI COND PLASTIC 5 K	205	14372
66/66/66	05\02\88	0	0	000.1	2,00	ŔΞ	ď	21	EER NABI COND DEBRIIC 2 K	209	4575
66/66/66	05/02/88	0	0	1.000					RES VARI COND PLASTIC 5 K	205	3/14
66/66/66	05\02\88	0	0	000.1	2,00	₽¥	4	16	WES COME INSM 2% SOO OHWS	103	5525
66/66/66	05\02\88	0	0	1,000	00'71	₩3	þ	81	KES CONF 1/8W 5% 120 OHMS	151	5521
	05\02\88		0	1,000	5*00	ĦЭ			BES 1/8M 2% 1K	703	5521
66/66/66	05/02/88	0	0	000.1	1,00	₽Э	તું	91	CAP TANT DIP CASE 6.8 UF	589	18549
66/66/66	05\02\88	0	•0	000.1	12.00	₽∃	તું	31	CAP CERA MOND 50V .01 UF	103	12321
66/66/66	00/00/00	0	10	1,000	00.1	A3	ď	13	FRONT PANEL 9400A-5	213	300bi
66/66/66	00/00/00	0	10	000.1	00.1 -	ŔЗ	Æ	15	DIZLIVA LEVKE 8400-2	102	300%
66/66/66	00/00/00	0	10	1,000	00.4	ΕŖ	d	11	SPEED NUT ID 2.5MK	0 <b>0</b> S	14526
66/66/66	00/00/00	0	01	000.1	2100	Ĥ3	d	8	KNOE EOE INS. SHYEI	200	1980
66/66/66	00/00/00	0	01	000.1	00.1	Ε¥	d	L	KNOB LOB 1/8. SHPLI	200	1198(
66/66/66	00/00/00	0	10	000'1	0019	ĤЭ	đ	9	KNOB FOR 1/8" SHAFT	100	08911
66/66/66	00/00/00	0	OI	1,000	2,00	ΕĦ	d	S	CAF FOR 021-1110 OR -2215	900	20980
66/66/66	00/00/00		10	1,000	3,00	ΑЭ	d	t	CHE FOR 020-3215 OR -3415	SOC	08909
66/66/66	00/00/00	0	01	1,000	0014	ŔΞ	ŀ.	٤	CAP (FOR KNOB 020-2215)	500	18909
	00/00/00		01	1,000	00.2	ŔЗ	ᆁ	3	KNOE FOR 3NN SHAFT	005	08901
66/66/66	00/00/00	Ö	10	000.1	00.4	AЗ	d	Ī	KNOB EOB PAN SHPET		08909
									 		199¥1
INACTIVE DATE		OFFSET LEAD TIME	01	KIEFD	QIY PER ASSEMBLY		38	TTEK RV NUKBR	DESCEIF110N	TAA9 TW3	

46/66/66 00/00/00 0

66/66/66 00/00/00 0

66/66/86 00/00/00 0

66/66/66 00/00/00 0

86/86/86 00/00/00 0

3190

VIELD TO LEAD EFFECTIV INACTIVE

3140

ROUTE CFFSET

Lector SA MANUFACTURING MANAGEMENT DATABASE 999

HEQ: KE: 567:5

		AAA 1		4.4			A VOC III :			
		1.000		A3			SNHO 95 W			
		00011					2% 6'I K			
		000,1					2X 9'8 K			
		00011					N IS XS			
		1,000	00'1	₩B	d	53	X 1.8 %			
		000.i		₽¥	4	35	2% 470 K			
		1,000	00.1	₩3	- di	17	2X VV K			
		000°I	00.1	ΕÀ	₫	50	2% 30 K	Mb/I	RES COMP	191332303
		1,000	00*1	71	ਰੀ	Al	2% 2 K	MV/I	BES CORP	191332305
	OT	000'I	00.1	₩3	ᆟ	81	2% 27 K	Nb/I	BES COME	191332573
	10	1*000	00.1	₩3	4	41	22 220 K	Mb/I	BES COME	191322554
	10	1,000	1'00	ΕĶ	₫	91	2% 55 K	Mb/T	KES COKE	19122252
	01	1,000	00'5	₩3	급	SI	2% 50 K	Mb/[	BES CONE	191322503
	10	1,000	00.1	ΕŲ	તું	41	37 1.6 K	Mb/I	RES COMP	191322191
	10	1*000					N 2.1 %	Mb/I	KES COMP	191222125
	ØI.	000*1	1,00	A3	d	15	2% I WEG	MV/I	BES COMP	191322102
	01	1,600		¥Β			N 001 %	Mb/I	KES CONF	191322104
	OI	000°T	00*1	ŔΞ	d	10	2X 40 K	Mb/!	HES CONF	201222191
	01	000,1	0012	ΕŸ	.1	6	2% I K	Mt/1	สพีขอ ร <b>อ</b> ช	191322105
	01	1,000		A3	i.j	8	OHN CAN 47 UF	ZEKO	BES COME	171020000
	10	1,000	00.1	ΕŲ	ર્વ	7	- CAN 47 UF	KETAL	MUJA 9AD	747956741
	01	000'1	5,00	ξŖ	Ŀ	9 .	20% 10 UF	₩NT₩	CVE HINI	901529961
	01	00011	00.1	ΕĦ	d	Š	100V ,1 UF	NONO	CAF CERA	103427104
	10	1*000	00+I	₹3	d	ţr	FU 100. VOS	HONO	ARBO 9AD	
	10	1,000	1.00	93	ď	Σ	50V , O1 UF	ONOW	AABO 9AD	
	01	000.1					1KV .005 UF			
	10	1.000					100A SS BE			
										1234292880153429288015342
11WE	D3S	FACTR	<b>VEREKBEA</b>	MO	08	нимве			DESCRIBT:	
JA3.			017 PER					.,		
CEFSET	этиоя									
							KEV:	8 :0S	NON: EY	DESC: CONFLETED BOARD F9400-7
										PART: F9400-7
										SNEVSEKALIES
										CLASS CORE: 2
							V2 OL 17\02\83			
				BEE	WW.	ILEM	ввеныст РАКТ ИОМВЕЯ	) el v	SORTEI	
						====		==		
						STAI	DENTED BILL OF MATER	NI		19-HAY-1989 09:44
	1 70 01 1 00						and the second s			

780069916

1.032.003.00	.001.001.50	0	000			g. VS.	MOO: 31100 700 3311 3310	010070067	
56/65/ <b>6</b> 0	00/00/00	0.01	1 000.1	0011	₩3	8 64	MIRE TYPE 006 BLUE 10CH	019990082	
66 66/66	00/00/00	9 01	000.1	9911	₩3	8 97	MIKE TYPE 006 GREEN 10CH	01890082	
o\$/66/6 <b>5</b>	90700700	0 01	1 000'1	00.1	¥3	43 B	WIRE TYPE 006 YELLOW 10CM	780064410	
86/65/66			1.000.1			4 9 F	WIRE TYFE 006 RED 10CM	780062210	
35/85/68			1 000,1	00.1	A3	42 B	MIKE IARE OOG BROMM TOCH	011190082	
56/64/66	29/100/00	0 01	000.1	00.1	A3	d tr	MIKE 17FE 006 BLACK 10CH	010090084	
56/66/65	00/00/00	9 01	1,000.1	1,00	₽∃	42 B	BC MV BMEMSS.K 2400-7	216400703	
56755765	00/00/60	0 01	1,000	3100	A3	d Ib	1IEMKAP	264150003	
35/36/63	00/00/00	0 0	1 000,1	00.1	ŔΞ	d 04	CLAMP WITH STRAIM RELIEF	422620005	
88/86/66	00/00/00	0 01	1 000,1	00'1	Ε¥	38 b	CONNECTOR HOUSING 8	422155008	
65/66/66	00/00/00	0 0	1 000.1	60.1	ΕĶ	38 6	FUSE SUB-MINI I/2 AMF	433550003	
86/66/68	00/00/00	0 01	1 0001	1.00	₹3	3 Z E	SOCKET CRT TURE PC MT6	255202005	
55/65/65	00/00/00	0 0	1 000 1	2.00	ŔΞ	J 92	TRANSISTOR FWF 2N5087	575170001	
66/66/66	00/00/00	0 01	1 000 1	00°Z	₽∃	32 b	TRANSISTOR NPW 2N5962	270170002	
66/66/66	00/00/00	0 0	1 000.1	1,00	₽3	34 b	DIODE SENER 47V 1N977B	240213977	
46/66/56	00/00/00	0 01	1 000.1	00.1	₽B	33 b	DIODE ZEMEK 8.2V INS237	540552315	
66/66/66	00/00/00	0 01	7 00011	8,00	EВ	35 b	DIODE EMILCHING INAVAS	530110002	
66/68/66	00/00/00	0 01			ΕĦ	31 b	WES NUMBER OF WERER OF WERER OF WERER	180487205	
66/66/66	00/00/00	0 01	1 000'I	00*1	Ŕ∃	30 E	RES PREC RNSSD 26.1 K	168531529	
66/66/66	00700700	0 01	1 000 1	· 00*T	ΕŖ	56 b	RES NETAL FILM HU 1,2 NEG	168035125	
66/66/66	00/00/00	0 01	1 000.1	1.00	¥3	38 b	BES WEIGH LITH HA 850 K	165375824	
64/65/66	00/00/00	0 91	1 +900 1	00.1	A3	32 b	KER CARBON FILM 56 OHKS	191442290	
66/66/66	00/00/00	0 69	1 000 1	1.00	ĦΞ	d 97	RES COMP 1/4W 5% 9.1 K	161322615	
66/65/66	00/00/00	0 01	1 000,1	1.00	¥Β	32 b	KES COND 1/4M 2X 9*8 K	191322985	
88/88/86	00/00/00	0 01	1 000'1	1,00	ŔΞ	54 F	MES COME INAM 2X 21 K	191332213	
65/66/66	00/00/00	0 01	1 0001	00.1	₽¥	53 b	N I'S XS MV/I JANDO SBN	191222215	
65/66/55	00/00/00	0 0	1 000.1	1.00	E∀	35 b	BES CONF 1/4M SX 470 K	\$2\$SEE191	
56/56/66	00/00/00	0 01	1,000	00.1	₽∃	51 b	KER COWE 1/4M 2X 47 K	161332473	
<u> </u>	00/00/00	0 0	1 000 1	1.00	₽Ð	50 b	BES COND 1/4M 2X 30 K	191322203	
56/66/65	00/00/00	0 01	1,000	00.1	ĦΞ	d 61	MES COWE I/VM SX 2 K	191322205	
55/55/65	00/00/00	0 01	1 000.1	1.00	₽∃	18 F	BES CONF I/4M SX 27 K	161332273	٠,
66/66/66	00/00/00	0 01	I 000°I	1.00	E∀	d /I	KEZ COWE I/4M 2X SSO K	161332524	Ģ
33/66/36	00/00/00					4 9I	KES COND I/4M 2% SS K	191322553	
46/66/66	00/00/00	0 -01	1,000		₩3		BES COME 1/4M 2% SO K	191322503	
56/66/66	00/00/00	0 01	1 000 1	00.1	ΕĀ	14 F	X 91 ZS Mb/1 4W00 SEB	191322191	
65/66/66			1 000*1			12 b	MES COMP 1/AN 5% 1.5 K	191222125	
66/65/66	00/00/00	0 0				15 b	RES COMP 1/4M SX 1 MEG	191322102	
66/66/66	00/00/00	0 01	1 000.1	1.00	ΕŖ	II b	KES CONF 1/4M 5% 100 K	191322104	
56/65/66	00/00/00	0 0	I 000° I	1.00.1	ΕŅ	10 b		161333103	
66166166	00/09/00	0 0	1 000,1	5,00	ΕŖ	46	KES CORE 1/4M 2X 1 K		
56/65/66	00/00/00	0 0	1 000.1	1.00	ŔΞ	4 8	KES CONF ZERO OHN	161030000	
66765766	00/00/00	0 0	1,000,1	1.00	Ε¥	ďΖ	CAP ALUM METAL CAN 47 UF	Z\$09\$6Z\$T	
\$\$/55/ <b>6</b> 6	00/00/00	0 0	1 000.1	5*00	¥∃	d 9	CAF HINI ALUM 20% 10 UF	149924109	
11 (11 1	AA /AA /**								

MIRE TARE ON MHITE 10CM 20 8 EF 100 1.000 10 0.00000 0.00/00 0.00/00

PAGE NO! REQUESTER! BRUNOLK DATABASE: 999

ROUTE OFFSET

FG.RE.291.2 Lecros SA MANUFACTURING MANAGEMENT DATABASE 999

# INDENTED BILL OF KATERIALS

98 OF 16/05/89 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER :3000 SSAL

PP160 6861-184-91

REVERENTER

BB	Я	:08	ĦЭ	:HON:	£6400-8	BOARD	COMPLETED	:383	
							8-00t64	: (M <del>U</del> )	

									·	
66/66/66	00/00/00	<b>0</b>	01	000.1	00.1	Ε¥	Ą	۷	PC BD PREASS'Y 9400-8	19400803
66/66/66	00/00/00	0	10	00011	3,00	¥Ξ	q	9	HOW DIE SOLD TO MALE 12	24211015
66/66/66	00/00/00	0	10	1,000	4.00	₽∃	4	S	BEZ CONG TYBM 2% 42 OHKZ	91552430
66/66/66	00/00/00	0	10	00011	5,00	₩3	4	Þ	BES CONE INSM 2% 39 OHMS	91552290
66/66/66	00/00/00	0	OI	1.000	5*00	EA	4	Σ	KES CONG INBM DX SS OHAS	91552550
66/66/66	00/00/00	0	OI	00011	2,00	₩З	d	7	CAP CERA KONO SOV .OI UF	02207103
46/66/66	00/00/00	0	01	000.1	1.00	₽Э	d	I	CAP CERA DISC 100V 100PF	05415101
					~					
3140	DATE	IKE	eed 1	FACTR	<b>VESERBLY</b>	MU	03	HENON	DESCRIETION E	TAA9 TNEND9MC:
INACTIVE	EFFECTIV	0A3.	7 01	TIELD	OLK PER	18		ITEM		

# HEG.RE.291.2 Lector SA HANUFACTURING HANAGERENT DATABASE 999 16-KAY-1989 09:44

280159846

100400402 100400653

£1500450Z

# INDENTED BIFF OF WATERIALS

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER 98/50/51 30 2A

36/36/36	93720700	1)	0	000.1	06.1	۲V	9 5	5	PEAR PANEL GRITI 9400-9		1000750Z .
56/66/66	00/90/00	ý.	ŷ.	1,000	00.1	ΑЭ	¥ [		REAR PAWEL 9400-9	301	709400
55/66/66	68/90/30	¢	Q.	1.000	00.1	¥3	4 1	S	CONFLETED BOARD RF9400-9	ć	6-00 <b>66</b> d) - ;
	68/90/30			1*000			4 6	b	MIKE BOS LIN-COBE MAG SS	55	2611010
	58/90/20			1.000			9 8		TAPPING SCREW W/U-THREAD		2242000
	05/02/08			1,000			47		SPACER HEX M3X20MM		2225201
				1,000			J 9		HOT OPEN-END ACORN H3		22543036
	68/80/00										
	48/96/20			1,000			4 5		NUT ACORN M3		2254305(
66/66/66	05\02\86	0	0	1,000	00.01		d 1		NUT OPEN-END ACORN M2.5		2254523(
66/66/66	- 05/02/86	0	Ü	1,000	18,00	Εħ	ત દ	b	MYZHEE SHUKEBBOOL K3	00	2214304
56/66/66	05/02/88	()	0	1.000	00.9	₩Э	d 7	ħ	FLAT WASHER M3.2	00	22153010
56/66/66	68/90/20	0	0	1.000	00.4	Ε¥	d [	b	SCREW FLAT HD PHIL M3X8	80	2204302
	68/90/70			1,000			4 0		SCHEM CAT INT HEX MAXIG	91	POEDOSS
	68/02/70			1,000			9 6		SCEEN CAT HE WHIT HOXIO	01	2204201
	05/02/86			1,000			98		SCHEM CAF HD BHIF WAXP		22043010
	05/02/86			1,000			47		SCREW FLAT HD PHIL M2.5X8		2204522
											2304088
	05/02/88			1.000			d 9		FILTER FOR PAPST FAN 4014		
	68/90/30	-		1.000			d S		FAM AXIAL 115V-220V		2204051
	05/02/88			000.1		E₩	d b		BATTERY HOLDER		20104915
86/66/66	69/S0/Z0	0	0	000.1	00.1		d £		WEIRIC SCREW LOCK HOW KIT		42361000
66/66/66	05/02/85	0	0	1,000	00.4	ĦΒ	4.5	Œ	TERKINAL WIRE END SPADE	Σ(	40274800
86/86/46	05\02\88	0	0	1,000	2,00	ΕŲ	4 1	3	CONN BULKHEAD NTG 4-F05	₩C	40500130
- 66/66/68	05/02/86	0	0	000'I	1,00	ΕŲ	H (	3(	LINE FILTER 115-220V	T(	31284000
66/66/66	68/90/30	0	0	000.1	5,00	ĦΞ	d 6	Z.	BATTERY NICAD 1.25V		21528013
	05/02/88		0	1,000			H 8		MIKE IALE OOB BEVEK 20CK		28008002
	58/90/30			1,000		ΕĀ	8 /		MIKE IXEE 008 BEVER SACK		28008008
	68/S0/30		0	000°T			H 9		MIKE TYPE 008 BLACK 26CH		28008003
	05/02/86			000.1			8 2		NIKE IALE 008 KTYCK SZCH		008008Z
			0						MIRE TYPE OOB BLACK 24CM		2008008Z
	05/02/88		0	1,000			H 5				- 1
	68.'S0720		0	1,000			8 8		WIRE TYPE 008 BLACK 11CH		1008008Z
	05/02/88		Q.	1.000			H 3		MIKE TYFE 008 BLACK 10CM		18008001
	6 68/50/70		0	0001			4 1		PC BD PREASS'Y 9400-9A		14004617
56/66/66	05/02/86	()	0	1,000	12'00	₽∃	년 (		TIEWRAF		28415000
56/66/66	05/02/88	t)	0	000,1	1.00	₩3	4 6	11	BLOC FOR CRIMP MALE PIN 6	90	42251000
56/66/66	05/02/86 8	Ú.	0	1,000	00.1	E₩	4 8	31	BLOCK FOR MALE FIN 3	23	42211100
66/66/68	6 68/60/20	0	0	00011	0014	¥Β	d d	Ĭ.	HDE SOLD TAIL-FEMALE 15	SI	42445001
66/66/66	05/02/88 2	0	0	000°T	5'00	ΕŖ	4 5	71	HDE SOLD TAIL/MALEPINS 12		10011454
55/66/66	05/02/88 2	0	0	1.000	2,00	ЕĄ	4 9	1	FUSEHOLDER HORIZ PC NTG	IC	43427500
	05/02/88 8		0	000.1			d f		FUSE SLO-FLO 250V 2AMP		43316220
	5 00/00/00		01	000.1			A I		ORIF BRACKET		26004607
	5 00/00/00		01	1,000			4 6		SCEEM CAT HE BHIT WEXE		2204301
	5 00/00/00			1,000			9 5		SCR FLAT HD PHIL M2.5X12		2204522
			10				9 6		SCREW FLATHD PHIL M2.5X10		2204522
	5 00/00/00		01	1,000							42219521
	5 00/00/00		10	000'I			d 1		FUSE SLO-BLO 250V 3,15AMP		
	5 88/10/10		10	000'T			તું કે		b 2 112A VC 3'3V 12A		31298002
	68/10/10			1.000			4 ]		P S 115V AC 10A 5V		21298003
									an dan dan yan yan ann dan die die 1 100 top top top dan die 106 AT AT AT THE SAN HAY AT AT THE SAN HAY AN AT AT AN AN AT AT AT		
	1 3140		DEG	RACTR	YZZEKBEK	MN	os t	BA MAKBE	DESCEILION	TAA9 TA	COKLONE
HACTIVE	EFFECTIV I			TIELD	RTY PER	18		Hati			
		0FF5E1	3TU0A								
									NOW: EV SC: B BEA:	WALLETED BOARD F9400-9/115V	DERC! CL
										12179-94	119A9 .

75676876811587S07801101111

66/66/66 68/90/30 0

6 05/02/88 88/88/88

86/88/86 88/90/20 0

FAGE NO:

666 :3SVAVIVI

REQUESTER! BRUNDLE

7 \* 10 \* 1000 \* 1100 \* 11

000,100,1

00011 0110

1,00 1,000

0

Ô

29 B EU

22 E EV

24 B ER

23 B EV

CABLE RS 232

SERIAL NUMBER PLATE

CONER PLATE FOR 5400-A

KEYE LYMET CKID 3400-3

0 05/02/88 88/88/88

0 05/02/86 66/66/66

0 05\02\86 86\88\86

2'00 1'000

000,1 00,1

1,00 1,000

0

0

82 P EA

84 B EV

83 B EW

DATABASE: 999

### GAREASTAL LECTOR SA MANUFACTURING MANAGEMENT DATAMASE 999

INDENTED BILL OF NATERIALS -MAY-1989 09144

------

98 OF 16/05/89 SORTED BY ASSEMBLY FART MUNBER, ITEM NUMBER

Wil E6400-6/1720 BYZZEWBFIEZ

CAP POLY FILM , 022 UF

MIKE LAKE OTT BENE TICK

MIKE TYPE OIL YELLOW 11CM

4786223

1199110

Hobile

#300 SSW

KEN:	9 13S	NOW: EY	1 E6400-6\172n	FCARI	COMMETED	:09

			4		V V V /	V	7 44		~~	VOLUME AND LINE AND TOTAL		114411
	46/66/66	05/02/86	0	0	000.1	00.1	₽Э	8 5	28	MIRE TYPE OII RED LICK		0115511
		05\02\8	•	0	000.1	00.1	ΑЭ	A	18	MIKE TYPE OLI BROWN LICH		111111(
		05/02/88		Ö	000.1	00.4	ĦЭ	Я (	80	MIKE TYPE 009 BLACK 4CK		1000600
		05\02\88	-	0	000.1	1.00	₩Э	£ .	64	MIRE TYPE 006 WHITE 17CM		2166900
		05/02/88		0	000.1	00.1	ΕŲ	8 1	82	MIRE TYPE 006 BLUE 17CM		2199900
d		05\02\88	-	0	000.1	00.1	₩	A	<b>LL</b>	MIRE TYPE OOG GREEN 17CH		2002217
)		05\02\88	•	0	000,1	00.1	ΕŖ	H :	92	MIRE TYPE OOG YELLOW 17CM		ZI0090C
	66/66/66	05\02\8	0	0	000.1	00.1	¥3	K	SZ	MIKE IARE 006 KED IACH		3093513
	66/66/66	05\02\8	0	0	000'I	3100	₽Э	8	46	MIKE TYPE 006 BLACK 17CM		2100900
	66/66/66	05/02/88	0	0	000.1	00.1	E₩	H.	13	MIKE IALE 003 KINE 32CK		3039932
	66/66/66	05\02\88	0	0	1,000	00.1	E₩	8 6	72	MIKE LALE 003 KETFOM 32CH		SE++£00
	66/66/66	05\02\88	0	0	000.1	1.00	₽¥	A.	IZ.	MIKE 119E 003 KED 32CH		303223
	66/66/66	05/02/88	0	0	000.1	1,00	E₩	8 (	04	MIKE IALE 002 BROWN 22CM		0021122
		05\02\8		0	000.1	1.00	₩3	H (	69	PC BD PREASSYY 9400-9D		2400043
		05\02\88	•	0 -	000,1	1,00	ĦЭ	8 8	39	LINE SYNC TRANSFORMER		0460046
		05/02/88	-	0	1,000				<b>L9</b>	SCEEVING PLASTIC SAN ID		2802202
		05/02/88	_	0	00011				59	CLAMP WITH STRAIN RELIEF		295000
		05/02/88	-	0	000.1	· ·			<b>F</b> 9	CONNECTOR HOUSING 12		2151015
		05/02/88		0		00.1		d i		BLOCK FOR FEM PINS 12	* .	2111015
		05/02/88	•	0	000.1					NH Z, X 8,S DTH DT BAT		2146003
		05/02/88	•	0	1,000			-	19	KES COME 1/4M PX 12 K		1332123
		05/02/88	•	0	1,000				09	,		1332155
		05/02/88	-	0	1,000			3 4		LINE CABLE	•	9591/10
		05/02/88	•	0	1.000	• •				SMIICH CARLE		9211310
	99/99/99	05\02\8	0	0	00011	00.1	₩3	H Z	22	CARLE GPIR		0111110
		~~~~~	~~~~	~~~~					****	THE SEC SEC SEC SEC SEC SEC SEC SEC SEC SE	9522104829	2426789012345
	3140				RACTR					DESCRIPTION		APONENT PART
	INACTIVE	EFFECTIV	LEAR		YIELD	ary Per	18		IJEK			
			OFFSET	ATUOA								

### INDENTED BILL OF MATERIALS \$\$160 6861-XVH-91

DESC: COMBTELED BOWED E3400-3/SSOA

PART: F9400-9/220V SABASSEKBLIES CLASS CODE:

	00/50/	7; 3	) 24		
ITEM NUMBER	<b>HUKBER</b>	<b>TAA9</b>	YJ8H388A	¥Η	d31A08

NOW: EV SC: K KEN:

		Δ.			AA47	ผา		o.c		207 CV 374H0	
						₩3 ₩3				COVER FLATE FOR 9400-A	196004604
86/66/66				1,000						SERIAL NUMBER PLATE	70040052
88788788				1,000		A3 A3				REAR PAWEL GRID 9400-9	709400913
65/66/66 66/66/66				000.1		A3 A3				KERR PAWEL 9400-9	709400901
55/65/66				000.1		A3				COMPLETEL ROARD RP9400-9	KF9400-9
55/66/66 55/66/66				000.1		∃₩ ~~				MIKE BUS TIN-COFF AND 22	261101055
65/66/66				000.1			d			TAPPING SCREW W/U-THREAD	224200001
55/56/66 55/56/66				1,000		EA CA				SPACER HEX M3X20MM	223530150
				1,000			d			NUT OPEN-END ACORN H3	225420300
66/64/66				•			ਹ ਹੈ :			NUT ACORN N3	225420500
66/66/66				1.000			٠ ا			NUT OFEN-END ACORN M2.5	222422300
56/66/56 56/66/66				1,000			q G			MYZHEE ZHYKELBOOL KZ	221430400
				1,000			o d			FLAT WASHER H3.2	221520100
\$5/66/65 11/11/11				000.1			ij ij			SCREW FLAT HD PHIL M3X8	220430208
66/66/66 56/66/66				000'1			4			SCEEN CAT INT HEX H3X16	220430419
66/66/66				0001		A3				SCEEM CAT HD BHIC WOXIO	220430110
66/66/66				1,000			4			SCEEM CAT HD WHIT HISKY	220430109
66/66/66				000.1			4 -			SCREW FLAT HD PHIL NZ.5X8	220452208
65/86/66				000.1			4			FILLER FOR PAPET FAN 4014	23040868
46/66/66				1,000			į			FAN AXIAL 115U-220V	220403166
66/66/66				1,000			ď.			PATTERY HOLDER	212404020
66/66/66				000.1			đ			WEIBIC SCHEM FOCK HDM KIL	422310005
55/65/65			()	000'T			d			TERMINAL WIRE END SPADE	402748003
36766765 36766765			-	1,000			9			CONN BULKHEAD NTG 4-POS	405001304
55/55/55			0	1,000		ŔΞ				FINE EIFLEK 112-550A	312940001
66/66/66				1.000			9			BATTERY NICAD 1,25V	215280152
66/66/66			0	000.1		ΕÀ				MIKE IALE OOB BURCK 30CH	780080030
46/66/65				0001			g.			MIKE IALE 008 BLACK 29CK	620080084
66/65/66			0	000'I				92		MIKE TYPE 008 BLACK 26CM	780080026
66/66/66			0	1,000			8			MIKE IALE 008 BLACK 25CK	780080025
66/66/66			0	1.000				5₹		MIRE TYPE 008 BLACK 24CM	780080024
65/64/66			Ü	1*000		₽З	Ą	53	,	MIKE TYFE 008 BLACK 11CM	180080011
66/66/65	68/90/70	0	Q.	1*000	00'1	ΕŖ	4	22		MIRE TYFE 008 BLACK 10CK	780080010
66/66/66	05/02/88	Û	Q.	1,000	1,00	E₿	Ħ	51		EC BD EKEVSS.X 0400-04	719400913
56/56/66	05\02\88	0 -	0	1,000	12,00	₩	હ	20		TIEWRAP	284120003
66/66/66	05/02/86	0	6	1.000	1.00	ΕŲ	4	61		BEOC EOE CEINE NOTE BIN 9	422510009
66/66/66	58/90/70	0	0	000'1	1,00	₩3	ત	18		Brock Lob wyre bin 3	422111003
66/56/65	05/02/88	0	Ð	1.000	00°¢	Ε¥	ď	<b>43</b>		HDB SOLD TAIL-FEMALE 15	424450012
56/66/66	05\02\86	0	0	1,000	2.00	<b>B</b> 3	4	91		HDE SOLD TAIL/MALEPINS 12	424110012
66/66/66	05\02\8à	0	0	1.000	5,00	EA	4	12		FUSEHOLDER HORIZ PC MTG	434215001
66/65/65	05/02/86	0	0	1*000	5'00	₩3	d	14		ENSE STO-ETO SZON SYME	422162200
66/66/66	00/00/00	0	10	1,000	00.8	₩3	Ä	11		GRIF BRACKET	10040041
66/66/65	00/00/00	.0	01	1,000	00'8	₩3	Ą	Ł		SCREW CYL HD PHIL M3X8	220430108
66/66/66	00/00/00	0	01	1,000		Ε¥				SCR FLAT HD PHIL M2.5X12	220452215
66/66/66	00/00/00	0	10	1,000		E∀				SCEEW FLATHD FHIL M2.5X10	220452210
66/56/66			01	1,000		E∀				FUSE SLO-BLO 250V 1.6AMP	423162160
66/66/66				000.1		¥Э				P S 220V AC 3.3A 15V	312980024
66/66/66				1,000		₩3	র	Ţ		P S 220V AC 10A 5V	312680053
					*** *** ** ** ** ** ** **						1234267890123426789012345
DATE				FACTR			JS		ΛŊ	DESCE16110M	соньоиеит РАВТ
<b>HACTIVE</b>	UTT) 3343			LIEFD	OIY FER	15		ITEH			
		OFFSET	THUB							4ATM II AMM UT AAMM	DESCRIPTION FOR THE LAND LAND LAND

PAGE NO: REQUESTER: BRUNGLK DATABASE: 999

MFG. RE. 291.2 Lector SA MANUFACTURING MANAGEMENT DATABASE 999

10M 38A9 REQUESTER: BRUNOLK DWIMBASE: 999

ROUTE OFFSET

MEG.RE.291.2 Lector SA MANUFACTURING MANAGEMENT DATABASE 999

### INDENTED BILL OF KATERIALS 16-KAY-1989 09:44

48/S0/9T 40 SV SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER ------

PRESENT IES CODE:

WBI: E8400-8/5500

							•	
<b>KEN</b> :	Я	108	Ε¥	: KON	£8400-8\SSON	03404	COMPLETED	10830

:	66/66/66	05/02/88	0	0	1,000	00'S	₩3	đ	82	CAP FOLY FILM ,022 UF	.24786223
	66/66/66	05/02/88	0	0	000.1	1.00	₽Э	ชี	84	WIRE TYPE OIL BLUE 11CH	119911082
L	66/66/66	05\02\88	0	0	000.1	1.00	A3	A	83	WIRE TYPE OII YELLOW 11CM	180114411
:	66/66/66	05/02/88	0	0	000'1	1.00	EA	Ħ	85	WIRE TYPE OII RED IICH	180112211
•	66/66/66	05/02/88	0	0	000.I	1,00	₽Ð	Ħ	18	MIKE TYPE OIL BROWN 11CM	11111108
	66/66/66	05/02/88	0	0	1,000	4.00	₽¥	Я	80	WIRE TYPE 009 BLACK 4CH	£0006008 <i>t</i>
****	66/66/66	05\02\88	0	0	000.1	1,00	₩3	Ħ	62	MIKE TYPE 006 WHITE 17CM	∠1467000 <i>t</i>
	66/66/66	05\02\88	0	0	1,000	1,00	₽Ð	Ħ	82	MIRE TYPE 006 BLUE 17CH	L1779008i
	66/66/66	05\02\88	0	0	000.1	1.00	₽Ð	Я	<b>LL</b>	MIKE INFE OOG GREEN INCH	ZISS9008i
(	66/66/66	05\02\8	0	0	000.1	1.00	₽¥	g	94	MIRE TYPE 006 YELLOW 17CM	Z14490082
المنتقفة المنتقبة	66/66/66	05\02\86	0	0	000.1	1.00	E∀	Ä	SZ	WIRE TYPE OOG RED LYCH	ي80095512
)	66/66/66	05\02\88	0	0	1,000	2.00	₽¥	g	\$L	WIRE TYPE 006 BLACK 17CM	Z1009008z
	66/66/66	05\02\88	0	0	000'I	1.00	₽¥	Æ	22	MIKE 11FE 003 BLUE 35CM	180039922
	66/66/66	05\02\88	0	0	-000*1	1.00	Ε¥	B	- 25	MIKE IALE 002 AEFFOM 32CM	180034432
o.:	66/66/66	05\02\88	0	0	000.1	00 1	¥3	8	17	MIKE IALE 003 KED 22CM	\$2003232
	66/66/66	05\02\88	0	0	000.1	1.00	₽¥	Я	02	MIKE IXEE 003 BROWN 32CM	\$80021122
. "	66/66/66	05\02\8	0	0	1.000	1,00	A3	A	69	FC BD PREASS'Y 9400-9D	17600417
:	66/66/66	05/02/88	0	0	1,000	1.00	EA	8	89	FIME SAMC IBANSFORMER	04600460:
	66/66/66	05\02\88	0	0	00011	0+30	KE	તું	<b>4</b> 9	SLEEVING PLASTIC SAN IB	262805502
	66/66/66	05/02/88	0	0	000.1	00.1	EA	d	59	CLAMP WITH STRAIN RELIEF	122620005
Legge		05/02/88		0	000.1	1.00	ΕĄ	q	49	CONNECTOR HOUSING 12	122151015
	66/66/66	05\02\8	0	0	000.1	1.00	₽¥	ď	ደዓ	BLOCK FOR FEM PINS 12	122111015
	66/66/66	05\02\88	0	0	000.1	00.4	EA	đ	79	TAB FC MTG 2.8 X .5 MM	102148003
£	66/66/66	05/02/88	0	0	000'I	2100	EA	ď	19	BES COND INOM 2% 12 K	22122191
	66/66/66	05\02\88	0	. 0	00011	2,00	A3	d	09	BES CONF 1/4M 5% 1.2 K	221222191
. 7	66/66/66	05/02/88	0	0	1.000	00'I	KA]	Ä	26	LIME CABLE	9591/108/
	66/66/66	05\02\8	0	0	1.000	00.1	43		28	SMIICH CVBFE	981131084
i	66/66/66	05\02\88	0	0	000.1	00.1	43	a	<b>4</b> 5	CYBEE GPIR	041141082
}			~-~								
	DATE			EO TIME			NK YZZEI	ЭS		DESCEIL110N E	COMPONENT PART
	INACTIVE	EFFECTIV		1A3J 0	KIEFD 1	¥3.	1 710 12		ITEK		

REQUESTER: BRUNGLE INTABASE: 999

FAGE NO:

Lector SA MANUFACTURING MANAGENENT DATABASE 999

INDENTED BILL OF MATERIALS

BINEL HOFFOM SYZXAHW

HIR SOLD TAIL/FEM FIN 96

HDE DIE SOLD TO MALE 96

HDE SOLD TAIL TO MALE 26

HUS SOLD TAIL TO MALE 16

SOCKET IC ST DIP-16

TRANSISTOR PUP 24571

TRANSISTOR NPW 2N5962

DIGDE HOL CYKKIEK HLS822

DIODE SENEW 3'42A INSO34

IC OCLF BOR XCEIR 75161A

IC OCIME BUS XCUR 75160A

IC ENR INLEKE CONIK 1510

IC WULTUVIERATOR ANZESOZ

IC GOVE 5-IN NOW SNAVERES

IC BNR XCEINEK RNJ4FRS4RN

IC- OCIVE ROLE SNAMENSSMAN

IC ELIP-FLOP SN74LS109N

IC WOLTIVIER SWALSIZAN IC HEX INVERTER SN74LS14N

IC BOR BOLLER SNAFRISZN

IC S-IN WAD GAT SNYALSOBN

IC 5-IN LOS OB SNATRSSN

IC FOS NAND GT SHYALSI32N

IC 5-IN NOW OI SNAMFROSM

IC S-IN NUMB EL ENZAFROON

IC ELIF-FLOF SN74LS74N

KESISION NEIMORK I K

KESISIOK MEIMOKK IO K

KES COME INM 2% 2'I K

EES CONFINANT STO OHMS

KES CONF I/4M SX 470 OHMS

BES CONF 1/44 SX 300 OHMS

EES COND INTE 2% IF K

KES CONF 1/4M SZ 10 K

KES CORE I/4M 2% I K

CAP MINI ALUM 20% 10 UF

CAP TANT DIP CASE 15 UF

CAP CERA KOND 100V 470 PF

CAP CERA KOND 100V 330 PF

CAP CERA MOND 100V .1 UF

CAP CERA KONO 50V . 01 UF

CAP CERA DISC 100V 56 PF

KES NEIMORK 2'RK

IC DECYMOLITM SN74LS139N

FOLARIZING KEY

28252324

960029454

980019656

424511056

910112656

403950002

400331019

200071272

200021022

222010832

240225703

191024202

207470160

207197210

200441002

200330033

200071245

200070002

200041139

990110002

200041044

200031095

200031089

200031086

200031073

200031066

200021021

200031049

200031028

190842562

190642102

180042103

1913322151

115555191

174255191

101322301

191322191

201522191

191322105

146424106

142214126

103952471

103209331

103427104

102201103

102412260

19-HV1-1686 06:42

HEC.RE, 291,2

### SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

66/66/68	00/00/00	0	10	1,000	1.00	A3	4	£		000 33PF	)1 (	SIO	CERA	4AD	102412330
66/66/66	00/00/00	0	10	000'1	1,00	₽Ð	ď	7		90 18 PF	01 (	osia	CERA	G₩₽	102412180
66/66/66	00/00/00	0	01	00011	2,00	Ε¥	đ	ţ		1400F V00	) 10	DIEC	CEKA	4A0	102412101
	~~~~~				~-~~										1534267890123456789012345
<b>JTAG</b>	DATE	11KE	860	FACTE	*2SEHELY	MU	ЭS	MUKBR	ВN			ION	CBIEL	DES	соироиеит ракт
IMACTIVE	EFFECTIV	LEAD	10	LIEFD	939 YT0	15		ILEK							
		OFFSET	ROUTE												
										<b>VEA:</b>	A	:OS	A3 :	HOU	DESC: COMPLETED BOARD F9401-2
															PART: F9401-2
															SALVASEHBLIES
															CF¥22 CODE; 5
	68/50/17 40 58											:			

3 <b>6/66/66 00/00/00 0</b>	10	1,00 1,000	Α∃	32 b	
55/56/66 00/00/00 0	01	1.00 1.000	A3	3 6 F	
66/66/66 00/00/00 0	01	1,00 1,000	₽Э	53 b	
66/66/65 00/00/00 0	10	1,00 1,000	₽∃	35 b	
66/66/65 00/00/00 0	ŌΙ	1.00 1.000	E₩	31 E	
86/66/85 00/00/00 0	10	1,00 1,000	₽¥	30 B	

41:00 I 1000

1,00 1,000

000.1 00.1

1.00 1.000

1,00 1,000

000.1 00.A

1,00 1,000

1.00 1.000

000'I 00'I

3'00 I'000

1,00 1,000

000,1 00.1

1.00 1,000

000.1 00.1

1,00 1,000

1.00 1.000

2:00 1:000 Z

000'T 00'T

1,00 1,000

000,1 00,1

1,00 1,000

1,00 1,000

000.1 00.1

2,00 1,000

000'1 00'1

000'T 00'T

1'00 1'000

1,00 1,000

1,00 1,000

1,00 1,000

3'00 1'000

1,00 1,000

000'1 00'9

000'I 00'I

000.1 00.1

000,1 00,1

1\*00 1\*000

1,00 1,000

23.00 1.000

1,00 1,000

01

01

OI

01

01

01

0T

ÓΙ

OI

01

10

ōΙ

01

OT

01

θī

ot

01

01

OI

01

OI

0J

ŌΙ

OT

OI

OI

Δī

ñΤ

0I

OI

OΙ

OF

43. E. E.

48 F EA

Εţ d 47

₩3 4 94

∀3 d St

H4 4 44

Ε¥ 4 £ p

Ε¥ d 24

₽3 4 14

₽Ŧ d 0v

₽¥ d 6Σ

E#

₩3

ΕĦ d 92

Е₿ d SE

H-33 ₽

**83** 

₽Ŧ 4 IE

EH J 62

ΕŅ

¥Э d 42

4 89

d 12

34 6

35 B

d 87

30 F EA

59 to EV

16 b EV

18 b EV ¥3

13 b Et

II P EA

10 F EA

6 b EV

VB & Z

43 49

2 F EA

4 P EA

ĦΞ 4 91

E₩ 4 SI

₽Ð 14 F

ΕŲ 12 F

ŧЭ 48

4 41

-5/66/56-00/00/00-0

A766/66 00/00/00 0

A:68/66 00/00/00 0

.6766765 00700760 0

5/65/56 00/00/00 **0** 

SAZAAZAA 00/00/00 0

14748788 00700700 0

A/68/66 00/00/00 0

56766766 00700700 0

58766736 00700700 0

18788788 00700700 0

A6/66/66 00/00/00 0

16/86/68 00/00/00 0

56/66/36 00/00/00 0

AA/AA/AA 00/00/00 0

68/88/66 00/00/00 0

56/66/68 00/00/00 0

56/66/66 00/00/00 0

66/66/86 00/00/00 0

46/66/66 00/00/00 0

66766766 00700700 0

66/66/66 00/00/00 0

66/65/66 00/00/00 0

66/66/66 00/00/00 0

56/66/66 60/00/00 0

66/66/66 00/00/00 0

6.6766764 00700700 0

38/88/88 00/00/00 0

56/66/66 00/00/00 0

25/86/65 00/00/00 0

56/56/66 90/00/00 0

66/66/66 00/00/00 0

66/56/66 00/00/00 0

66/66/66 00/00/00 0

66/56/66 00/0**0**/00 0

56/66/66 00/00/00 0

66/66/66 00/00/00 0

56/65/66 00/00/00 0

66/66/66 00/00/00 0

46/66/66 00/00/00 0

REQUESTER: FRUMO\_K PATABASE: 999

55/66/66 00/00/00 0

EFFECTIV INACTIVE

PAGE NO:

DATE

DATE

FOREALPHINE LECTOR SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED BILL OF MATERIALS

63/S0/91 ±0 59 SORTED BY ASSEMBLY PART MUMBER, ITEM MUMBER 

7811 E6401-5

**JEVERENTES** 

6401503

. V88 CODE: 5

SM:40 6861-144-5

IMPONENT PART

GC: COMBLETED ROARD F9401-2 UOM; EA SC: R REV:

DESCRIPTION

EC BD BKEVSS.A 8401-5

20 B EV

ITEM ST OTY PER

1.00 1.000

BY NUMBE SC UN ASSEMBLY FACTE SEQ TIME

YIELD TO LEAD

ROUTE OFFSET

10M 30A9

MFG.RE,291.2 Lector SA MANUFACTURING MANAGEMENT DATABASE 999

### INDENTED BILL OF MATERIALS SV:60 6861-XVX-91

## 

V2 OL 19\02\83 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

PARI: F9401-2/1	•
<b>RABASSEKALIES</b>	
CFV22 CODE: 5	

275170002 200021022

<b>BEN</b> :	8 :3S	NOX: EA	BOYED E8401-2/1	COMPLETED	DESC:

86/66/66-0	107007000		0:00.130	)().:	7 辻	.d.∴ò	7	1572NC dua antatanan	CVCVL;SLC
66/56/65 (	0.7007(0-6	10	1.000	06:1	₩3	4 8	lb	TRANSISTOR NEW 245962	270170002
£4/66/66 (	0.700700 0	10	1.000	00.4	Εţ	d Z	Þ	DIOWE HOT CARRIER HP2835	522010822
36/66/66 C			000'1			d 9		DIODE ZENEK 3.45V 1N703A	540552303
56/56/66 C			1,000			d 9		IC OCLF BOR XCEIK SZIPIV	1910/4/02
66/66/66 (			1,000			4 5		IC DCIPT ENR XCAE 12100P	507470160
66/66/66 0			000.1			9 5		IC BUS INTERF CONTR 7210	507197210
56/56/66 (			1,000			9 5		IC BYN HW20529-12	<b>502540529</b>
66/66/66 0			000.1			4 1		IC MULTIVIBRATOR ANZESO2	500441005
36/55/56 (			000.1			4 (		IC D-11FE FLOP 74F175	200341175
			000.1			9 6		IC D-TYPE POS FLOP 74F74	200340074
65/66/66 0						9 6		IC ORPE S-IN NOW BNJ4F833	200330033
56/66/56 (			1,000			9 7		IC 8X DAW HEW DWIN WWSSER	500072966
66/66/66 (			1,000			9 8		IC BOR XCEINEW BRIN VACOR	\$0001245
66/66/66			1,000						200021002
86/66/56 (			000.1			9 5		IC OCTAL BUFF SN74LS244N	20021002
56/66/65 (			1,000			4		IC DECYMOTITE SHIPT SHAPERED N	
66/66/6u (			000.1			d I		IC DWI SEL/MP SN74LS257AN	500041020
56/66/66	06/09/00	10 (	1,000			4 9		IC ELIP-FLOP SHYALS109N	500047096
65/65/66 (	0/00/00 (	) 01	00011	1,00		4 1		IC WOLTIVIER SN74LS123K	200041044
66/66/66 (	00/00/00	70 0	1,000	00.2	ΕŖ	4 (	)£	IC BINNEY CNTR SNYALS393N	200031101
66/66/66 (			1,000	00.1	ΨB	4 6	58	IC HEX INVERTER SN74LS14N	500021082
66/66/66			1.000	1.00	¥Э	4 8	38	IC ENE ENELEK SNIGTEISSK	500031089
56/66/66			00011			d A		IC 2-IN AND GAT SN74LS08N	500031086
66/66/66			1.000			d 5		IC S-IN LOS OB SNY4LS32N	200021073
66/66/66 (			000*1			d S		IC FOS NAND 6T SN74LS132N	500031099
66/56/65			000.1			d :		IC 5-IN NOW EL SNYALSOZN	200031021
66/66/66		•	000.1			d 5		IC ELIP-FLOP SN74LS74N	500021049
56755756			0001			4		IC 5-IN NEWD EL SNYALSOON	200021028
66/66/66			0001			3		BES NEIMORK 2'9K	190842562
			000+I		EA	4		WESISTOR NETWORK 1 K	190642102
66/66/66			0001		A3	.j		BESISTOR NETWORK TO K	160045103
65/66/66								RES COME 1/4M SX S'I K	191322215
66/66/66			1,000		E₩	9			1132217
46/66/60			000.1		E₩	d i		BES CONF IVAN SX SIO OHMS	14325141
66/66/66			000,1		ŔΞ	, <del>1</del>		RES COMP 1/44 5% 470 OHMS	
66/66/6£	66\00\60	10 01	1,000	00,1	Εÿ	d :		KES CONF 1/4M SX 300 OHHS	102322191
66/66/65	60/00/00	0 01	1,000	3,00	Ŕ∃	4		BES COWE 1/4M 2% 19 K	191222191
66/66/66	00/00/00	10 0	1.000	1,00	AЭ	ď		KES COWE INWA 2% TO K	191322103
66/66/66	00/00/00	10 0	1,000	00.8	ŔΞ	4	12	KES CONF 1/4W SX 1 K	161332102
66/66/66	00/00/00	10 0	0001	1.00	Е₿	d	11	CAP MINI ALUM 20% 10 UF	146424106
66/66/66	00/00/00	10 01	1,000	00,1	Ε¥	4	10	CAP TANT DIP CASE 15 UF	145514126
66/66/66	00/00/00	10 0	00011	1.00	₽∃	4	b	TAY OCA 1000 ADM ARD 400.	103625471
66/66/66	00/00/00	10 0	000'1	1,00	₩3	4	8	CAP CERA HONG 100V 330 PF	102209231
66/66/66	00/00/00	e or	1*000	17.00	¥З	d	۷	CAP CERA MONO 100V .1 UF	102427104
56/66/66			1.000	22,00	₩3	ď	9	CAP CERA MOND 50V .01 UF	103207103
86/66/66	00/00/00	10 0	000.1	1.00	43	4	S	CAP CERA DISC 1000 56 PF	105415290
66/66/66	00/00/00	10 0	000'I	1.00	ŔЗ	નું	þ	CAP CERA DISC 100V 33PF	102412330
	00/00/00		000.1					CAP CERA DISC 100V 18 PF	102412180
66/66/66			000.1					CVE CERA DISC 100V 120 PF	102412121
	00/00/00		000.1	•		વ		CAP CERA DISC 100V 100PF	102412101
								DESCRIPTION	сонроиеит ракт
INACTIVE TACE			YIELD TO			Jü	TLEK	1 401101011	and the last section of the terms
THITTANIT	111793333			טדע מרה	70		nua A		
		TE SFFSET	(CO)					GOLL EN SOF IS SEVE	TEPC: COULTEIED ROBED LAGOT_517

1.00 1.00 10 00.00.00 00 00.00 10 00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10 00.00 10

PAGE NO: REQUESTER: BRUMOLK DATARASE: 999

TEAD

ROUTE OFFSET

YIELD TO

EFFECTIV INACTIVE

4FG.RE.291.2 Lecros SA MANUFACTURING MANAGERENT DATABASE 999

SP:60 6861-XWH-91

INDENTED BILL OF MATERIALS

98 OF 16/05/89 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER SORVESEKRI IES CEVES CODE:

59RT1 F9401-271

DESC: CONGRETED BONED F9401-2/1

NOW: EV SC: E BEA:

66/66/66	00/00/00	0		01	000.1	00'1		₽¥	Ħ	25	6401503 EC ED EKEVERIA 6401-5	Į,
66/66/66	00/00/00	0		01	1,000	0017		Е₿	4	99	2525224 KINEL HOFFON SYZXAKK	8!
66/66/66	00/00/00	0		01	000'I	00'1	•	Е₩	đ	22	4950039 HDE 20FD IVIT/LEN 61N 8Y	ςı
66/66/66	00/00/00	0		10	1,000	00'1		₽Ð	4	ÞS	9400199 HDE DIG 20FD 10 HDFE 36	ςı
66/66/66	00/00/00	0		01	1,000	00.1		₽З	d	23	HIE SOLD TAIL TO MALE 26	
66/66/66	00/00/00	0		01	1,000	00*I		₽Э	9	25	HDE SOLD TAIL TO MALE 16	S۱
66/66/66	00/00/00	0		01	000'I	0015	•	₹3	đ	12	3A20005 LOCARIZING KEY	01
66/66/66	00/00/00	0		01	000'1	00.1		Е₩	'n	20	0221019 20CKE1 IC 21 DIb-19	0i
	~~~~~											₹.
1PATE	<b>BATE</b>		TIME	0 <b>3</b> S	<b>ATDA</b> 1	Į٦	<b>VESEKK</b>	ĸn	ЭS	ABRUN V	NPONENT PART DESCRIPTION R	OC

TIEW 21 OIX BEG

REQUESTER; BRUNKOLI PATABASE: 999

:0N 30A1

Lectow SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED BILL OF MATERIALS 7F-HVA-7686 06:49 MFG.RE,291,2

\_\_\_\_\_\_\_

V2 OE 17/02/86 SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

PART: ACCESSORIES-9400A SABASSEKELIES 7 CLASS CORE:

NOW: EN SC: B | KEN: DESC: VCCESSORIES LOW 8400V

36/66/68	52/04/86	)	0	00011	01.0	E∀	12 B	OPERATOR'S MANUAL 9400A	D-40049HD
36/66/66	52/04/88	)	0	000'1	01.0	₩Э	4 pi	OFERATOR'S MANUAL 9400A	0H9400A-F
36/66/66	68/00/97	)	0	00011	0810	₩3	12 B	OPERATOR'S MANUAL 9400A	0H9400A-E
66/66/66	00/00/00	0	0	000'1	0011	ΕŲ	IS b	KANUAL/ACCESSORY CTN 9400	287940015
46/66/66	00/00/00	)	0	00011	5,00	A3	4 11	PLASTIC BAG FOR 9400	262640014
56/66/66	00/00/00	0	()	0001	5,00	₩3	4 01	SHIFFING INSERT 9400	21007679
56/66/66	00/00/00	)	0	000*1	00'1	₽Э	4.6	SHIFFING CARTON 9400	267940011
55/65/66	00/00/00	0	()	000.1	2,00	₩3	48	PROBE DC-250MHZ/ATTW 10:1	P9010
36/66/66	00/00/00	)	0	1,000	08'0	ĦΞ	4 (	FUSE SLO-BLO 250V 1.6AMP	422162160
o6/66/66	00/00/00	0	0	000.1	1.20	¥3	4 9	FUSE SLO-BLO 250V 3,15AMP	423162315
36/66/66	00/00/00	0	0	000'I	01.0	Ε¥	d S	PLUG FOR AC LINE -ENGLAND	407099008
56/66/66	00/00/00	0	0	000.1	0'02	Ε¥	ત જ	AC CORRY SEV-ASE, PLUG	283503100
56/66/66	00/00/00	0	0	0001	31'0	₽Э	3 b	AC CORD/PLUG FOR GERNANY	286505500
56/66/66	00/00/00	0	Õ	000'1	01.0	₩3	3 B	AC COREVPLUG FOR FRANCE	286505100
36/66/66	00/00/00	0	0	000:1	09.0	ΨĐ	4 I	AC CORD/US-CANADA PLUG	286503518
* ** ** ** ** ** **								ers and was are are are not the last 400 for last time was last and an in- or are an are are are the tax are are.	1534267890123456789012345
TIMTE.	<b>BTAO</b>	IIKE	BEO	ATOAR	<b>VEREKBLY</b>	MN	KA NAKBE RC	DESCEIF110M	COMPONENT PART
IMACTIVE	<b>EFFECTIV</b>	LEAD	01	MIELD	<b>739 YTO</b>	15	ILEK		
		OFFSET	ROUTE						
								AATN N ABB UM ANDA	1/0.61 / 1/0.1 (STUSSOSSO) 1005F

```
: GION
                                                                            NOTE:
                                                                            NOLE:
τ
                            F9401-2 839401200 (1)
                                                     869 401 200 COMPLETED BOARD
τ
       E0400-0 820400000(T)830400001(T)bF: E0400-0
                                                     869 400 900 COMPLETED BOARD
τ
       FF: F9400-8
                             E3400-8 833400800(T)
                                                     869 400 800 COMPLETED BOARD
τ
       br:E0400-1
                              E9400-7 839400700(1)
                                                     869 400 700 COMPLETED BOARD
Ţ
       br: E0400-2
                              E3400-2 823400200(T)
                                                     869 400 500 COMPLETED BOARD
Ţ
       PL: F9400-4
                              E3400-4 833400400(I)
                                                     869 400 400 COMPLETED BOARD
7
      PL: F9400-3A
                              E9400-3A 839400310(1)
                                                     869 400 310 COMPLETED BOARD
Ţ
       PL:F9400-2
                             E0400-2 830400200(I)
                                                     869 400 200 COMPLETED BOARD
τ
       br: E6400-J
                              E9400-I 839400101(I)
                                                     869 400 100 COMPLETED BOARD
τ
         PL:M9400
                                           0076W
                                                        829 400 **0 LOOSE PARTS
      323 120 *10 PROBE DC-250MHZ/ATTW 10:1 LECROY LOGO/1.2 M/1.4WS RISE/EUROPE
7
YTQ
                                                  DESCRIPTION
                                                                     LRS PART NO
MCN DATE 25-NOV-87
                                                                             WCN
REV DATE 25-Nov-87
                                                                    ECON 5032
PRINTED 12-Apr-88
                                 DICITAL OSCILLOS.
                                                                  WODER NO 8400
```

91 : TON ÞΙ NOTE: Iβ NOTE: 15 NOTE: TT NOTE: 0 T NOTE: 6 NOTE: 8 NOTE: : ATOM NOTE: ς NOTE: : BION

LRS PART NO DESCRIPTION

MCN DATE 10-Mar-88 REV DATE 10-Mar-88

Ţ	PL:F9401-2	839401200 (1)	E6401-5	OMPLETED BOARD	0.007 TO	, E98
Ι	br: E6400-6	(T)T060076E8(T)0060076S8	E9400-9	OMPLETED BOARD		
τ	PL:F9400-8			OMPLETED BOARD		
Ţ	br:E6⊄00-1	839400700(I)		OMPLETED BOARD		
Ţ	br: E6400Y-2	828400200(T)		OMPLETED BOARD		
τ	PL: F9400-4	839400400(T)		OMPLETED BOARD		
7	PL: F9400-3A	839400310(I)		OMPLETED BOARD		
τ	PL:F9400-2			OMPLETED BOARD		
I	PL:F9400-1	839400101(I)		OMPLETED BOARD		
τ	PL:M9400			OOSE PARTS		
7	RISE/EUROPE	LECROY LOGO/1.2 M/1.4NS	I:OI NTTA	SEOBE DC-250MHZ	1 01+ 071	323
* * *						
ŎŁX			NO	DESCRIBLI	ON TARK	דיאפ

II NOTE: OT NOTE: 6 : HOLE: 8 NOTE: L NOTE: 9 NOTE: 9 NOTE: NOTE: ξ NOTE: : ATON NOTE:

NOTE:

NOTE:

NOTE:

NOTE:

SI

ÞΤ

ΣŢ

IS

	6 8 4 9 5	NOTE: NOTE: NOTE: NOTE: NOTE: NOTE:
beb DMC 8400-3-FT	7	NOTE:
TANCOCONECT! CHONEC GRANDE GENERALIS	005 00	ት ፎርዐ
SOIDEKED BOWKD       20400-3 \ 10400303(1)       FF:80400-3       1         DEFFX FINE       15.0 NS 0400-3 WECHANICAL & WIRE 593190316(9)       1         HEATSINK       PER DWG 0400-3-WI       1	00 300	₱ 6SL ₱ 60L
NOT HEX METAL M3.5 ZINC PLATED STEEL CYL HD/PHILLIPS 2	30 IO0	227 4
SCHEW CYL HD PHIL M3XL2 ZINC PLATED STEEL OF 7MM 2 SCREW CYL HD PHIL M3X6 ZINC PLATED STEEL 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	001 08 211 08 30 108	7 TSS 7 OSS 7 OSS
CABLE CO-AX 30CM SMB-SMC RG316/U PER DWG 9400-H2  IC A/D/A COUVERT HADAC G DIP-24  IC A/D/A COUVERT HADAC G DIP-24  IC A/D/A COUVERT HADAC G DIP-24  IL SAMPLE & HOLD HSH202 DIP-24  IL SAMPLE	Z0Z 08	× 0T7
	ON TAA	
WCN DATE 12-Aug-87	TOTO TOTO TOTO	WСИ ECON

SI

ÞΤ εT

15

II

OT

NOTE: NOTE:

: JION

NOTE:

NOTE:

NOTE:

V.11.

	DATE	FAN HIST.	OTOT	FAN HIST, NO
MCN DATE 12-Aug-87				WCN T
KEV DATE 19-Dec-86				ECON TOTO
PRINTED 12-Apr-88		BOARD	гогрежер	WODER NO 28400-3

	20% GEN PURP/LEADS CUT TO 1/2" 20% GENERAL PURPOSE 10% STABLE 10% TABIAL LEADS, 06 CTRS/.157X.295 35V/RADIAL LEADS, 10 CTRS/.25X472 35V/RADIAL LEADS/.10 CTRS/.25X472 35V/RADIAL LEADS/.10 CTRS/.25X472 BLK MARK, 040 HI .125 DIA 125 DIA 125 DIA 125 DIA	04 CAP CERA MONO 100V 330 PF 31 CAP CERA MONO 100V 330 PF 06 CAP MINI ALUM 20% 47 UF 176 CAP MINI ALUM 20% 47 UF	8991 101 101 101 101 101 101 101
YTQ			TAAG SAJ

```
Τ
                                                                     Z6-01 0772NZ
                                                                                                      NAN AOTZIZNAAT 1** 071 072
                                                                                                  732 *TO **2 DIODE BECLIELEE
                                                                                 INTOOR
                                                                                 1N4448
                                                                                                  SMILCHING
                                                                                                                       730 110 **2 DIODE
                                                                    rwasd DIP-14
                                                                                                      508 130 354 IC OUAD OP AMP
                                                                    208 124 **3 IC VOLT REG NEG LM320T-12 TO-220
                                                         208 124 **2 IC VOLT REG -5V UA7905UC TO -220 PKG
                                                           208 123 **2 IC +12 VOLT REG LM340T-12 TO-220 PKG
                          208 122 **2 IC VOLT REG POS UA7805 5V OUTPUT TO-220 PACKAGE 208 122 337 IC ADJ -VOLT REG LM337T TO-220 VOUTPUT -1.2V TO -37V
τ
T
                                                207 444 116 IC TRIPL LINE RCVR 10H116 DIP-16/MECL 10KH
                                    504 *45 *11 IC TABE BENET THE BENET TO THE PKG TO THE TRUE THE TRUE THE TO THE TRUE TRUE THE TRUE TRUE THE TRUE
S
                TOIGI
τ
S
                                          MCJ0JS2P MECL-TO-MTTL/DIP-16
                                                                                                      204 *42 **8 IC OUAD TRANSL
S
                                                    204 *22 **2 IC HEX D W-S E-F MC10176L DIP-16 CERAMIC
                                200 344 104 IC DOAD 2-IN NAND 10H104 DIP-20/OCTAL PKG/3-STATE
τ
τ
                                                300 344 101 IC OUAD OR/NOR 10H101P DIP-16/MECL 10KH
                              200 340 378 IC PARALLEL D REG 74F378 DIP-16/ECL/TRIPLE PKG
Τ
               90THOT
               74F378
7
                              200 340 113 IC EXCL-OR GATE MC10H113 DIP-16/QUAD PKG
               TOHITS
OI
                SN74LS240 MOLDED DIP-20 TRI-STATE OUTPUTS
                                                                                                     700 *11 **I IC 8 X BOLLER
T
                                                                   500 *41 *62 IC DEC/DEWNTLB SNJ4FST38N DIB-16
                                  300 *41 *27 IC QUAD SEL/MP SN74LS157N 2-LINE-TO-1-LINE/DIP-16
                                  300 *35 *10 IC 3-IN NAND BUF 74LS38PC QUAD PKG/OP COLL/DIP-14
                                                  200 *31 *86 IC 2-IN AND GAT SN74LS08N QUAD PKG/DIP-14
                                              500 *3T *57 IC 3-IN POS NOR SN74LS27N TRIPLE PKG/DIP-14
                                                                   500 *31 *46 IC HEX INVERTER SN74LSO4N DIP-14
T
                                                                   200 *31 *28 IC 2-IN NAND GT SN74LS00N DIP-14
Τ
                                                                     190 842 820 RESISTOR NETWORK 82 OHMS SIP-8
                                                                     190 842 471 RESISTOR NETWORK 470 OHMS SIP-8
τ
                                                                     190 642 820 RESISTOR NETWORK 82 OHMS SIP-6
                                                                     160 642 471 RESISTOR NETWORK 470 OHMS SIP-6
τ
                                                                   130 *45 850 RESISTOR NETWORK 82 OHMS SIP-10
                                                                   190 *42 471 RESISTOR NETWORK 470 OHMS SIP-10
Ţ
                                                                   190 *42 221 RESISTOR NETWORK 220 OHMS SIP-10
                                                               181 437 501 RES VARI CERMET 500 OHMS 1/2W 10%
Ι
                                                               20 OHWZ T\SM TO8
                                                                                                   181 437 500 RES VARI CERMET
Ţ
                                                               $0T MZ/T SWHO 00Z
                                                                                                 181 437 201 RES VARI CERMET
                                                               10 K I\SM 10$
                                                                                                   181 437 103 RES VARI CERMET
                                                               I K I\SM 108
                                                                                                   181 437 102 RES VARI CERMET
                                                               181 437 101 RES VARI CERMET 100 OHMS 1/2W 10%
                                                                                T00 K
                                                                                                     282 KES BKEC KN22D
                                                                                                                                          TES 89T
                                                                                46.4 K
                                                                                                      108 231 223 KES BKEC BN22D
                                                                                                      436 KES BKEC KN22D
                                                                                3.01 K
                                                                                                                                          237
                                                                                                                                                 89T
                                                                                Z.15 K
                                                                                                      231 432 HER BHEC BN22D
                                                                                                                                                 89T
QTY
                                                                                              DESCRIBLION
                                                                                                                                   ON TRAY SRI
                                                FAN HIST, DATE
                                                                                                                                 FAN HIST, NO
                                                                                                        TOTO
MCN DATE 12-Aug-87
                                                                                                                                  WCN J
REV DATE 19-Dec-86
                                                                                                                                    ECON TOTO
PRINTED 12-Apr-88
                                                                      SOLDERED BOARD
                                                                                                                         WODET NO 29400-3
```

```
15
                                                                                                                                                                                                                                                                                                         NOTE:
                                                                                                                                                                                                                                                                                            TT
                                                                                                                                                                                                                                                                                                8
                                                                                                                                                                                                                                                                                                         NOTE:
                                                                                                                                                                                                                                                                                                         NOTE:
                                                                                                                                                                                                                                                                                                            NOTE:
                                                                                                                                                                                                                                                                                                S
                                                                                                                                                                                                                                                                                                         NOTE:
                                                                                                                                                                                                                                                                                                          NOTE:
                                                                                                                                                                                                                                                                                                            : ALON
                                                                                                                                                                                                                                                                                                          NOTE:
                                                                                                                                                                                                   BEK DMC 8400-3-FJ
                                                                                                                                                                                                                                                                                                            NOTE:
τ
                                                                                                                                                                           6400-3
                                                                                                                                                                                                                    176 400 303 BC BD BKEY22.X
                                                                                                                                                  2,5X9MM BRASS
                                                                                                                                                                                                                     282 S25 324 BIAET HOLLOW
                                                                                            454 610 +96 HDE DIP SOLD TO MALE 96 DIN 41612 RT ANGLE
                      405 760 **5 SOCKET SPRING SINGLE WIRE 5M REEL/KAPTON/FOR MANUAL INSERTION 454 314 *16 HDR DIP SOLD TO PC BD 2.100 CTRS/STRAIGHT/BREAKAWAY STOCK 454 314 *16 HDR DIP SOLD TO MALE 16.100 CTRS/STRAIGHT/NO EARS 454 370 *12 HEADER 2-SIDED FEMALE 12.100 CTRS/SINGLE ROW 454 370 *12 HEADER 2-SIDED FEMALE 12.100 CTRS/SINGLE ROW 454 370 *100 HDR DIP SOLD TO WALE 45 100 HDR DIP SOLD TO WALE 50 100 HDR D
II
08
                                                                                                                                                                           300 *20 **I CHOKE LEBBILE SINGRE PEVD
ħ
                                                                                                                                                                          300 *10 ** BEYD SHIEFDING LERRILE
7
                                                                                                                                                  230 110 *16 DELAY LINE 16 N-SEC SIP
τ
٤
                                                                                         271 170 *90 TRANSISTOR NPW UHF BFR90 CASE W56 (D.A.T.A.)
7
ŎŁΧ
                                                                                                                                                                                                      DESCRIBLION
                                                                                                                                                                                                                                                                                 LRS PART NO.
                                                                                                     FAN HIST. DATE
                                                                                                                                                                                                                                                                               FAN HIST, NO
                                                                                                                                                                                                                          TOTO
MCN DATE 12-Aug-87
                                                                                                                                                                                                                                                                               WCN I
REV DATE 19-Dec-86
                                                                                                                                                                                                                                                                                    ECON TOTO
PRINTED 12-Apr-88
                                                                                                                                                     SOLDERED BOARD
                                                                                                                                                                                                                                                           WODER NO 28400-3
```

SI


Įβ

NOTE:


NOTE:


## CHAPTER 7


COMPLETE SCHEMATICS FOR THE 9400 AND 9400A



.1.8.











] [ .....


13-00-1











LeCroy 9400-1-51 Sheet 16 of 18 ECO: 1015

LeCroy 9400-1-51 Sheet 17 of 18 ECO: 1016

POTENTIAL PROJECT OWN OF LOOK RESEARCH SYSTEMS.

IECTOY RESEARCH SYSTEMS

P\_PERRIN19.12.85 MODEL 9400-1

P\_PERRIN19.12.85 MOTHER CARD

STANDARD SYSTEMS

SOLLE 1/1 SMITH OF THE SECOND ON THE SAME SYSTEMS

P\_PERRIN19.12.85 MOTHER CARD

STANDARD SYSTEMS

SOLLE 1/1 SMITH OF THE SECOND ON THE SAME SYSTEMS

STANDARD SYSTEMS

SOLLE 1/1 SMITH OF THE SECOND ON THE SAME SYSTEMS


STANDARD SYSTEMS


#18018 # 1015 ;


				-																																									
205 280 116		570	740	341	340	340	40	340	330	2 2	212	12		07,1	071	071	071	041	041	241	041	041	041	0 4	140	140	041	150	031	031	2 5	231	031	150	031	150	2 6	22	031	031	031	012	012		LeCroy parts
HM 611 CLP-2	RAM 41 64-15		אור מ	14	j hj	łuj			1 13	1 6	3 6	10 U/U	567 51	IS 245	LS 244	LS 374	g	IS 139	LS 257	LS 158	IS.148	IS 138	15 165	TS 123	141 27	100 37 1/4 CT	717	LS 320	ß	<b>E</b>	7 F	5 6	5	Ę	5	5 8	3 7	5 20	IS 10	04	8	- 14 88	14 89		7.7
B24	K23, K24, K25, K26, K27, K28, K29, K30   1.23, 1.24, 1.25, 1.26, 1.27, 1.28, 1.29, 1.30	I5,35	דיילבד	1			1 1 0	H14	7 Lt.	711	טבע,טבט	上は、こな	+0,+5,50	B21, E28, E29, # 23, # 20, 0 23, 0 20, EE	I6, I/, U6, U/, U6, U7, U6, U7, U7, U7, U7, U7, U7, U7, U7, U7, U7	H5, H8	B20,C20	H12, I19	C21,F21,L18,L19,L20	110,310	H20	II.8	H9	F18.J19.K15	GB.TI4	E C	E20	X9	J12	H6,H7,K18,K19,K20	320	היא מבט, בורט, אוש מיות מיות היא מנים ביות מיות מיות מיות מיות מיות מיות מיות מ	F17	F3,F14,G19,H11,L10,L13,L17	115	E6,E12,F4,F12	, 111, 1111	11 VL1 7 LL		F5,F13	113,K10,L12	. FS . E13	K7, K8 ·		Designation
	-			<del></del>				∞											-											*****															ن
	0	20	۲ ر	2, C	۲ b	7 5	7		1	۱ -	20	20	20	22 8	20 5	2 6	3 6	3 5	75	16	12	16	16	16	16	16	16	× 5	: 4	17	14	<u>~</u> ;	7.4	. 1	14	14	14	14	<u> </u>	- 4			<u>.</u>	<u>.</u>	†
																			-																							<u>.</u>			*
12	t- C	3 6	ω (	· · · ·	<b>ω</b> 0	<b>x</b> 0		•	7	7	10	10 1	10	10	10				0 00	- Φ	80	80	œ	œ	∞.	œ	ω (	oo 0	o ~	. 7	7	7	7 -	1 ~	7	7	7	7	7	J ~	1 -1	. 7	_	7	0140
																				· ·																									1,
	280 116 HM 611 GLP-2 B24	240 264 RAM 41 64-15 K23,K24,K25,K26,K27,K28,K29,K30 8 L23,L24,L25,L26,L27,L28,L29,L30 280 116 HM 611 GLP-2 B24	570 684 74 IS 684 15,J5 20 240 264 RAM 41 64-15 K23,K24,K25,K26,K27,K28,K29,K30 8 280 116 HM 611 GLP-2 B24	440 191	341 1/5	340 379 74 F 379 K11 16 341 175 74 F 175 K12 341 175 74 F 175 K12 440 191 74 F 191 818,819,C19 16 540 384 74 IS 384 I3,J3 16 570 684 74 IS 684 I5,J5 16 240 264 RAM 41 64-15 K23,K24,K25,K26,K27,K28,K29,K30 8 280 116 HM 611 CLP-2 B24	340 138	340 11/ 340 138 74 F 138 K11 340 379 74 F 379 K11 341 175 74 F 195 K12 440 191 74 F 191 B18,B19,C19 540 384 74 IS 384 I3,J3 570 684 74 IS 684 I5,J5 240 264 RAM 41 64-15 K23,K24,K25,K26,K27,K28,K29,K30 8 280 116 HM 611 GLP-2 B24	340 0/4	330 000 74 F 000 111 111 111 111 111 111 111 111 1	74 F 191 340 174 F 191 341 175 341 175 341 175 341 175 341 175 341 175 341 175 341 175 341 175 341 175 341 175 341 175 342 184 343 379 341 175 341 175 341 175 341 175 342 174 343 184 344 191 345 191 347 191 348 113 349 349 340 384 341 175	77. 966 AM 29 66	0/1 3/3	0/1 279     74 I.S 373 N     14,74       071 373     74 I.S 373 N     14,74       071 534     74 I.S 534     J22,J26       072 966     AM 29 66     K21,K22       330 000     74 F 00     H1       340 117     MC 10 H 117     A13       340 138     74 F 138     I17       340 379     74 F 175     K11       341 175     74 F 191     B18,B19,C19       540 384     74 I.S 384     I3,J3       570 684     74 I.S 684     I5,J5       240 264     RAM 41 64-15     K23,K24,K25,K26,K27,K28,K29,K30     8       280 116     HM 611 GLP-2     B24	0/1 245	7071 007 74 IS 244 N  7071 245 74 IS 245 N  821,E28,E29,F23,F26,J25,J28,L3  7071 299 74 IS 299 N  18,19,J9  7071 373 74 IS 373 N  14,J4  7071 534 74 IS 534 J22,J26  7072 966 AM 29 66  R21,K22  111  330 000 74 F 00  111  340 117 MC 10 H 117 Al3  340 118 74 F 138  340 379 74 F 379 K11  340 191 74 F 191 B18,B19,C19  540 384 74 IS 384  570 684 74 IS 684  74 F 18	071 003 74 IS 374 H5,H8 071 007 74 IS 244 N I6,T7,J6,J7,J23,J27,I22 071 245 74 IS 245 N B21,E28,E29,F23,F26,J25,J28,I3 20 10 071 299 74 IS 299 N I8,I9,J9 071 373 74 IS 534 J22,J26 072 966 AM 29 66 K21,K22 074 F 00 I11 330 000 74 F 00 I11 340 117 MC 10 H 117 A13 340 117 MC 10 H 117 A13 340 117 M7 F 138 341 175 74 F 138 341 175 74 F 191 540 384 74 IS 384 570 684 74 IS 384 570 684 74 IS 684 240 264 RAM 41 64-15 K23,K24,K25,K26,K27,K28,K29,K30 8 16 8 16 8 16 8 16 8 16 8 16 8 16 8 16	071 001 74 LS 240 B20,C20 071 003 74 LS 374 H5,H8 071 007 74 LS 374 H5,H8 071 007 74 LS 244 N I6,IT,J6,J7,J23,J27,L22 20 1071 245 74 LS 245 N B21,E28,E29,F23,F26,J25,J28,L3 20 1071 299 74 LS 299 N I8,I9,J9 071 373 74 LS 373 N I4,J4 071 534 74 LS 534 J22,J26 072 966 AM 29 66 K21,K22 111 330 000 74 F 00 111 340 074 F 74 H14 340 117 MC 10 H 117 A13 340 138 74 F 138 117 340 174 F 379 K12 341 175 74 F 191 B18,B19,C19 540 384 74 LS 384 I3,J3 570 684 RAM 41 64-15 K23,K24,K25,K26,K27,K28,K29,K30 8 123,L24,L25,L26,L27,L28,L29,L30 8 1280 116 HM 611 GLP-2 B24	041 139 74 IS 139 N H12,I19 071 001 74 IS 240 B20,C20 071 003 74 IS 374 H5,H8 071 007 74 IS 244 N I6,I7,J6,J7,J23,J27,L22 071 007 74 IS 294 N B21,E28,E29,F23,F26,J25,J28,L3 071 245 74 IS 299 N I8,I9,J9 071 373 74 IS 373 N I4,J4 071 534 74 IS 373 N I4,J4 071 534 74 IS 373 N I4,J4 071 534 74 IS 373 N I4,J4 072 966 PM 29 66 K21,K22 330 000 74 F 00 340 074 74 F 138 340 117 PM 117 PM 117 340 074 F 138 340 138 74 F 138 340 138 74 F 191 PM 117 340 191 74 F 191 PM 18,B19,C19 540 384 74 IS 384 15,J5 570 684 74 IS 684 15,J5 123,I24,L25,L26,L27,L28,L29,L30 8 16 8 16 8 16 8 16 8 16 8 16	041 070 74 IS 257 AN C21,F21,L18,L19,L20 16 8 041 139 74 IS 139 N H12,I19 071 001 74 IS 240 820,C20 20 071 007 74 IS 244 N I6,I7,J6,J7,J23,J27,L22 20 071 007 74 IS 245 N B21,E28,E29,F23,F26,J25,J28,L3 20 071 245 74 IS 299 N I8,I9,J9 071 373 74 IS 373 N I4,J4 071 534 74 IS 373 N I4,J4 072 966 AM 29 66 K21,K22 330 000 74 F 00 340 074 74 F 74 340 117 MC 10 H 117 Al3 340 117 MC 10 H 117 Al3 341 175 74 F 175 440 191 74 F 191 B18,B19,C19 570 684 74 IS 384 I3,J3 570 684 74 IS 384 I3,J3 570 684 74 IS 384 I5,J5 280 116 HM 611 CIF-2 B24  112	041 068 74 IS 158 N	041 067 74 IS 148 N 041 068 041 068 74 IS 158 N 041 070 74 IS 257 AN 041 070 74 IS 240 041 070 74 IS 340 071 1001 74 IS 340 071 1003 74 IS 244 N 071 1007 74 IS 244 N 071 245 071 1007 74 IS 299 N 071 275 071 275 071 275 071 275 074 IS 373 N 075 129 075 276 076 AM 29 66 077 177 0	041 062 041 067 74 IS 138 N 041 067 74 IS 148 N 041 068 041 068 74 IS 158 N 041 070 14 IS 257 AN 041 139 071 1001 071 1001 071 103 071 1245 071 107 071 1245 071 129 071 129 071 129 071 129 071 129 071 129 071 129 071 129 072 126 073 000 074 IS 373 N 074 IS 374 075 296 077 1245 077 1245 078 296 079 1296 071 1297 074 IS 373 N 074 IS 373 N 074 IS 374 074 IS 375 074 IS 384 075 129 076 129 077 129 077 129 078 129 079 129 079 129 070 129 071 129 071 129 071 129 071 129 071 129 072 129 073 129 074 IS 399 N 074 IS 379 074 IS 380 074 IS 380 075 129 076 111 077 077 129 078 129 079 129 079 129 070 120 070 120 070 120 070 120 070 120 071 1	041 056 74 IS 165 N 041 062 74 IS 138 N 118 041 067 74 IS 158 N 118 041 067 74 IS 158 N 110 041 070 74 IS 158 N 110 041 1070 74 IS 257 AN 112,719 071 001 74 IS 240 071 003 74 IS 244 N 16,77,723,727,722 071 245 74 IS 373 N 14,74 071 373 74 IS 330 071 299 74 IS 373 N 14,74 071 373 74 IS 534 071 534 074 F 106 340 117 340 117 340 117 340 117 341 117 341 117 341 117 340 117 341 117 34	041 044 74 IS 123 N F18,719,K15 16 8 041 056 74 IS 138 N I18 N 118 N 118 N 118 N 110,710 16 8 16 8 16 8 041 067 74 IS 158 N I10,710 16 74 IS 158 N I10,710 17 IS 240 17 IS 244 N IS 244 N IS 245 N IS 244 N IS 245 N IS 244 N IS 259 N IS 244 N IS 259	041 042 74 IS 191 N G18, I14 041 044 74 IS 123 N F18, J19, K15 041 056 74 IS 165 N H9 041 067 74 IS 158 N I18 041 067 74 IS 158 N I10, J10 041 068 74 IS 158 N I10, J10 041 1070 74 IS 257 AN C21, F21, L18, L19, L20 041 139 74 IS 240 B20, C20 071 001 74 IS 244 N I6, I7, J6, J7, J23, J27, L22 071 007 74 IS 299 N I8, J9, J9 071 107 74 IS 299 N I4, J9 071 299 74 IS 299 N I4, J9 071 299 74 IS 299 N I4, J9 071 299 74 IS 373 N J22, J26 072 966 AM 29 66 K21, K22 330 000 74 F 74 340 138 AM AT F 138 340 138 74 F 138 340 138 74 F 138 340 137 74 IS 384 440 191 74 IS 384 440 191 74 IS 384 440 191 74 IS 384 75 IS	941 033 74 LS 174 N H18 941 039 74 LS 121 N H18 941 044 74 LS 123 N F18,719,K15 941 056 74 LS 138 N H9 941 067 74 LS 138 N H20 941 067 74 LS 158 N H20 941 067 74 LS 158 N H20 941 1067 74 LS 158 N H20 941 1070 74 LS 257 AN C21,F21,L18,L19,L20 941 139 74 LS 240 H2,L19 941 139 74 LS 244 N H2,L19 971 001 74 LS 244 N H6,L17,J6,J7,J23,J27,L22 971 007 74 LS 245 N H2,L28,E29,F23,F26,J25,J28,L3 971 245 74 LS 299 N H2,L28,L29,F23,F26,J25,J28,L3 971 259 N L1,J3 974 LS 273 N J2,J3 974 LS 273 N J2,J3 974 LS 373 N J2,J3 974 F 74 974 F 74 974 F 74 974 F 136 974 LS 384 974 F 136 974 LS 384 974 F 136 974 LS 384 975 LS 384 975 LS 384 976 LS 384 977 LS	041 017	031 320 74 LS 320 K9 041 017 74 LS 112 N F20 041 031 74 LS 113 N CLB 041 032 74 LS 121 N H18 041 034 74 LS 121 N F18,J19,K15 041 047 74 LS 123 N F18,J19,K15 041 056 74 LS 138 N H18 041 067 74 LS 138 N H10,J10 041 067 74 LS 138 N H10,J10 041 067 74 LS 257 AN C22,F21,L18,L19,L20 041 070 74 LS 257 AN C22,F21,L18,L19,L20 071 071 071 74 LS 244 N H12,L19 071 071 74 LS 245 N H12,J19 071 071 74 LS 245 N H12,J19 071 071 74 LS 239 N L16,T7,J6,J7,J23,J27,L22 071 245 74 LS 239 N L18,L28,E29,F23,F26,J25,J28,L3 071 534 74 LS 234 J22,J26 071 534 74 LS 234 J22,J26 071 534 74 F 74 340 117 MC 10 H 117 A13 340 074 74 F 379 341 175 74 F 138 340 138 74 F 138 340 137 74 LS 384 340 138 74 F 191 H14 340 141 S 384 340 151 74 F 191 H14 340 151 74 F 191 H18,B19,C19 340 174 LS 384 340 175 74 F 175 H18,B19,C19 340 176 74 LS 384 340 177 MC 10 H14 340 177 MC 10 H14 340 177 MC 10 H17 340 178 MC 10 H17 340 178 MC 10 H 117 340 178 MC 10 H17 340 178 MC 10 H 117 340 178 MC 10 H17 340 178	031 106 74 LS 86 N 041 037 74 LS 112 N 041 037 74 LS 112 N 041 033 74 LS 191 N 041 034 74 LS 191 N 041 035 74 LS 123 N 041 036 74 LS 123 N 041 056 74 LS 138 N 041 067 74 LS 138 N 041 067 74 LS 138 N 041 070 74 LS 257 AN 041 139 74 LS 240 B20,C20 071 001 74 LS 240 B21,C23 071 245 74 LS 259 N 071 245 74 LS 259 N 071 257 74 LS 275 N 071 275 275	031 101 74 LS 393 N H6,H7,K18,K19,K20 14 7 031 106 74 LS 86 N J12 031 106 74 LS 320 K9 041 017 74 LS 112 N C18 041 017 74 LS 112 N C18 041 018 74 LS 122 N H18 041 040 74 LS 123 N F18,J19,K15 041 056 74 LS 138 N H20 041 067 74 LS 158 N H19 041 067 74 LS 158 N H10 041 107 74 LS 257 AN C21,F21,L18,L19,L20 041 107 74 LS 257 AN H12,L19 041 107 74 LS 244 N H20,C20 071 001 74 LS 244 N H2,L28,E29,F23,F26,J25,J28,L3 071 245 74 LS 333 N L3,J24,L28,E29,F23,F26,J25,L3 071 245 74 LS 334 J22,J24 071 25 266 K21,K22 072 966 K21,K22 073 300 000 74 F 138 340 137 74 LS 384 117 138 117 340 191 74 LS 384 118 384 174 LS 384 175 J3 LS 384 174 LS 384 175 J4 LS 384 174 LS 384 175 J5 R24,L25,K25,K25,K27,K28,K29,K30 82 L23,L24,L25,L26,L27,L28,L29,L30 82 L26,L27,L28,L29,L30 82 L26,L27,L28,L29,L30 83 L26,L27,L28,L29,L30 84 L26,L27,L28,L29,L30 85 L26,L27,L28,L29,L30 86 R24 R24 L36,L25,L26,L27,L28,L29,L30 87 L6 R24 R24 L36,L25,L26,L27,L28,L29,L30 88 L6 R24 R24 L36,L25,L26,L27,L28,L29,L30 89 L16 R34 118 R34 119 R4 611 GLP-2 824 L25,L26,L27,L28,L29,L30 81 L6 R34 81 L6 81 L6 82 L74 L25,L26,L27,L28,L29,L30 81 L6 82 L23,L24,L25,L26,L27,L28,L29,L30 81 L23,L24,L25,L26,L27,L28,L29,L30 81 L23,L24,L25,L26,L27,L28,L29,L30 81 L23,L24,L25,L26,L27,L28,L29,L30 81 L23,L24,L25,L26,L27,L28,L29,L30 81 L23,L24,L25,L26,L27,L28,L29,L30 81 L23,L24,L25,L26,L27,L28,L29,L30	031 097 74 IS 125 N 031 101 74 IS 393 N 031 107 74 IS 312 N 031 107 74 IS 312 N 031 107 74 IS 312 N 041 037 74 IS 112 N 041 041 042 74 IS 123 N 041 056 74 IS 125 N 041 067 74 IS 128 N 041 067 74 IS 128 N 041 109 74 IS 257 NM 041 109 74 IS 257 NM 041 109 74 IS 245 N 041 109 74 IS 257 NM 041 109 74 IS 245 N 051 109 74 IS 245 N 071 100 74 IS 245 N 071 101 74 IS 245 N 071 102 74 IS 374 N 071 103 74 IS 374 N 071 104 74 IS 373 N 071 105 74 IS 374 N 071 107 107 IS 374 N 071 107 107 IS 374 N 071 107 I	031 086	031 074	031 073 74 LS 32 N F3,F14,G19,H11,L10,L13,L17 14 14 031 086 74 LS 37 N F19,H13,L112,K14 031 086 74 LS 32 N F19,H13,L112,K14 031 089 74 LS 125 N G17,G20,H15,J15,K16 14 74 13 197 N J12 115 N J12 N J13 N J14 N J12 N J12 N J14 N J12 N J14 N J15 LS 174 N J18 N J19 N J1	1031 066	031 055 74 15 164 N  66, E12, F4, F12  031 066 74 15 32 N  74 15 32 N  74 15 37 N  74 15 37 N  74 15 39 N  74 15 129 N  031 067 74 15 39 N  74 15 129 N  031 067 74 15 39 N  74 15 39 N  74 15 39 N  74 15 12 N  75 12 12 N  76 15 12 N  77 15 12 N  77 15 12 N  031 107 74 15 39 N  77 15 12 N  031 107 74 15 39 N  16, F17, K18, K19, K20  174 15 39 N  174 15 39 N  174 15 32 N  174 15 12 N  175 12 N  177 13 12 N  177 14 15 12 N  178 12 N  179 170 170 170 170 170 170 170 170 170 170	031 051 74 15 74 N 031 051 74 15 021 N 031 055 74 15 021 N 15 132 N 15 132 N 15 132 N 15 132 N 16 132 N 17 15 122 N 17 15 123 N 17 15 125	031 098 74 LS 20 N 031 091 74 LS 74 N 113 J14 N 031 051 74 LS 124 N 133 J14 N 031 066 74 LS 122 N 135 J14 N 031 066 74 LS 122 N 135 J15 J15 J15 J15 J15 J15 J15 J15 J16 J16 J16 J16 J16 J16 J17 J17 J17 J18 J17 N 031 066 74 LS 122 N 031 066 74 LS 125 N 031 066 74 LS 125 N 031 067 74 LS 125 N 031 101 74 LS 293 N 16 H6,H7,K18,K19,K20 17 J18 J12 N 18 J18 N 031 067 74 LS 125 N 031 106 74 LS 26 N 031 107 74 LS 125 N 041 037 74 LS 112 N 041 037 74 LS 112 N 041 037 74 LS 125 N 041 037 74 LS 125 N 041 039 74 LS 125 N 041 039 74 LS 125 N 041 039 74 LS 128 N 041 030 74 LS 128 N 041 030 74 LS 220 N 041 139 74 LS 128 N 041 139 74 LS 224 N 057 057 057 057 057 057 057 057 057 057	1031 048 7 74 ES 10 N	131 046 74 15 10 4 N F5,F13  131 047 74 15 20 N	031 028 74 LS 00 N	011 021 022 02 02 14 06 1 1 12,142,052,013,014 031 042 74 15 00 N	012 0011 MC 14 89 L K/K8 012 002 MC 14 88 L L/L/L8 013 028 74 L5 00 N	WC 14 89 L WC 14 88 L U7,LB WC 14 88 L U7,LB U7,LB WC 14 88 L U7,LB U7,L

										-												
		220 010 101 208 011 004	210 440 200	227 762 661	227 391 068	225 070 407	208 740 321	208 124 003	208 570 317	208 130 347	208 130 324	208 123 002	208 122 337	208 110 353	208 041 001	208 033 001	208 031 010	208 011 008	207 340 399	207 280 800	206 042 508	LeCroy parts
-		HAB 101	HVV 200	2661	68 000 L 8	MUL 407	74 LS 321	LM 320T-12	IM 317	IF 347	[ IM 324	IM 340 T-12	LM 337 N	IF 353 N	DAC-08 EQ	CA 30 46	IM 339 N	IM 311 N	74 IS 399 N	DAC 800	06 508 C J	10
		Þω	A 4, C 4	14,16	N 29	в 13	X 17	F 11	G 10	G 4, G 5	ଫ୍ର	F 10	E 10	. C 13	B 17	E L	J 17 F 17	C 17	7 11	ਹ 21	μ ω	Designation
<u> </u>	<b></b>		27 34					1	*	····			*****								-	đ
		, y	181				-													*		į,
			19			口口						1	-				12		*	<del></del>	·	Ų
· · · · · · · · · · · · · · · · · · ·		00	35 28 35 8	26		N	16								-	8-11	ωω		16	13		į
	-	4.	36 36				<del></del>	•		4.	4						12	<del></del>				. ;
		3,8	5,14,21 23,30,39	4,16	16,53	1,16	တ		-			***************************************		,*	}	12	-	<b>-</b>	• 00	, 21	حد ر ب	Q: i
															, t.	U		α	>	- 22		
														4.	. u			d.		<u>1</u> 4	. ω	1


\*











\_.11.












1000µF


LeCroy 9400-1-S1 Sheet 16 of 18 ECO: 1015


LeCroy 9400-1-51 Sheet 17 of 18 ECO: 1015

																																													t-
	205 280 116		570	л 6	44	ω <u>ξ</u>	340	340		340	330	072	200 071 534	071	071	071	071	071	071	24 14	200 041 070	24		041		041	041	200 041 033	2 2	23	031		2 2	22	031	031	200 031 055	2 5	12		031	200 031 028	012	200 O12 OO1	LeCroy parts
	HM 611 GLP-2		5	ፎ '	7 <b>j</b> †		নু '		片	74 F 74	74 F 00		8	5	LS 299	LS 245	R	g	દ્ધ	LS 139			138	LS 165	LS 123	T6T ST	IS 221	<b>5</b> 6	077	5	ն	K 8	74 LS US N	K	દ્ધ	6	2 3 3 3 3 3	74 to 74 N	15 20	01 51	15 O4	74 LS 00 N	14 88	MC 14 89 L	
No. and Provide Street	B24	k23, k24, k25, k26, k27, k28, k29, k30	15, 35	13,73	B18_B19_C19	- R12	X .	117	A13	H14		K21, K22	J22,J26	14,34	18,19,79	B21,E28,E29,F23,F26,J25,J28,L3	16,17,06,07,023,027,122	H5,H8	B20,C20	H12, 119	C21,F21,L18,L19,L20	#20 TIO	ILE	H9	F18,J19,K15	G18, I14	H18	C188 C		312	H6,H7,K18,K19,K20	J20	017 020 G15 715 616	- F17	F3,F14,G19,H11,L10,L13,L17	TIS	1 E6. E12. F4. F12	H10,H16,L14,L15,L16		TL3	#5,F13	113,K10,L12	17,18	K7,K8	Designation
	÷								00	*****							_				•									×											·				ij
	C	α,	20	76	16	K :	16	36			1.4	6	3 6	8	20	20	20	:20	20	16	16	<u> </u>	7 6	. F	7.12	16	٦6	16	Z 2	1 4	14	7	14	7	14	14	<u>_</u>	, <u>,</u>	4.	Z.	14	14		14	ţ
,				***********			*****									***************************************									-																		<u> </u>		*
	12	16	10	<b>∞</b>	ω .	<b>ω</b> (	<b>∞</b>	∞	1,16	7	١ ~	1 C	, t	5 6	10	10	L C	10	10	œ	∞ (	<del>50</del> 0	ρα	0 00	, &	œ	œ	00 (	<b>20</b> 0	o ~	) ~J	7	7、	1 7	7	7	7	J ~	٦ ~	۱ -۷	7	7	7	7	GNO

	220 010 101	210 440 200	227 762 661	227 391 068	225 070 407	208 740 321	208 124 003		208 130 347	208 130 324	208 123 002	208 122 337	208 110 353	208 041 001	208 033 001	208 031 010	208 011 008		207 280 800	206 042 508	LeCroy parts
	HAB 101	HWV 200	2661	68 000 L 8	MUL 407	74 15 321	LM 320T-12	IM 317	IF 347	IM 324	IM 340 T-12	IM 337 N	LF 353 N	DHC-08 EQ	CD 30 46	IM 339 II	IM 311 N	74 LS 399 N	DAC 800	06 508 C J	IC.
	Þω	A 4, C 4	14,16	N 29	E 13	K 17	n E	G 10	ଜ 4, ଜ 5	<u>ഒ</u>	F 10	E 10	C 13	B 17	EI P	F 17	C 17	J 11	J 21	H W	Designation
	_,,,,,,	27 34	····																		t
8 2 0 0 2 0 0 f	<del></del>	18											•								Į,
P_PERRIN 19: 05-02-1		55		,	片											な					ű
THE COUNTY BY THE STATE OF THE		35	26			16		····			w ' · '				9 1	ωw		16	13		ij
NSS OF THE PERSON SERVICES	4.	36							<u> </u>			<del></del>				ri Fi				-	1
INTEREST THE BELL PROPERTY OF LOCAT RESEARCH OF CONTRIBUTION AND IS RESEARCH SYSTEMS TRANSMERS WITCHEST THE SOUTH THE SOUTH THE STATE OF CONTRIBUTION AND IS RESEARCH SYSTEMS TO AMBRICAN STATE OF CONTRIBUTION AND THE	بر ھ	5,14,21 23,30,39	4,16	16,53	1,16								<del></del>	ļ	. ಟ	***************************************	<b>}</b>	, 00	21	14	GNO
* svste													œ	, t.			<u>α</u>	)	22		10-10
A SYSTEMS  O-1-S1   March   Ma		Ţ.					· ···						4,	<b>.</b> .	J		4		LA	. w	- 1
TO THE LANGE BY A ST.	Н	ر در در	, 1						Ë	F	) }			,							











20	ุ พ พ		) V	ว เว	21	2 2	N	ผ	N V	N	2	2	2	<u>.</u>	<u>N</u>	N N	) N	N	Б	
808	08	ω -	1 (	лО	0	000	0	0	0 0	0	0	0	0	0	0	0 0	0	0	l2	
110 031	041	110	ו ע	D ←	~J ·	340 442	- 4-	w	~ <b>!</b> ~	. A. L	4	4	4	w	w	با ليا	ı Lu	w	N P	
353	001 524	005		716	015	163	074	000	51 C 64 C 74 C	; ; ; ; ;	054	049	044	086	066	051	047	028	eCroy parts	
					¥				2	NS	SN	SN	S	SZ	SZ	N N	SN	SZ		
돌류	DAC	IM.	, ,	~ 1	in.	74	4.	42.	4.4	- A	4.	₽.	4	. 4	٠ 4	74	. 4.	4.		
353 319	ω i	310	t	יי קיי	ST	N N	· ~1	0						ST	ST	S C	S	ST	0	
ZZ	NO	Z	, (	<u> </u>	Unit	63	4	0	5 U V	55	S	75	20	80	ωı	0 /4 N	. 0	0		
JI,	%2°	HI,	3 2 3	기 다 다	B ;	A A 2	B2	A4	C1 [5	្ត ជ	C <sub>5</sub>	က 4	ם :	D 1	2 5	д. Д.	βu	ti 4	Dé	
J2	63,	1 C/4	H	) H					<u>}-</u>						(	S E	: •		sigr	
	ω		HU	л					G										signation	
			t d	<u>-</u> محد	•				Ħ										j :	
			1	Š																
			7	y E																
		terdele dell'Armatele mades	(			ص ص ت													+ 5	
3,6,8	∞ <del></del>	<b>!</b> ~		3 2		<sub>∞</sub> ∞	7	7	10	, 00	∞	œ	ω .	7	7	7 ~	7	7	۷0	
	13,13	7	1			*********	<del></del>			-					******			-	+15	
4	w	J 4.	,	······									*						-15	


SPARE SPARE

















PRAYERS 9400-4

PHA GLASS MODEL 9400-4

JENTTET TIME BASE


PARENTS SCHEMATIC


PRAYERS 9400-4-S1 SHEET 7 ECO

DRAWING 9400-4-S1 OF 7 DAY. LeCroy RESEARCH SYSTEMS


MOTICE: THE DESIGN IS THE SOLE PROPERTY OF LACKY RESEARCH SYSTEMS, IT CONTAMS PROPRIETARY INFORMATION
AND IS FURNISHED WITH THE UNDERSTANDED THAT IT IS
NOT TO BE USED, DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE APPROVAL OF LACKY RESEARCH SYSTEMS.

	4 7				416
	ου α		44444 000004 000004	111111111111111111111111111111111111111	t
	1 1100114671	0 0 0 0 1 1 1 1 1	100	∞∞∞∞∞∞∞×11∞11111	GNO
		ထထထထ			10
	<b>—</b> 4				17
	∞				5
	700404000	H2,H3,H4,H7,H6 I3 K5	C2 A3,B3 A8,B8 A5,A6,B5,B6 A4,B4 A7,B7 C3,D3,D4	C4 C5 C5 C6 E5 D1 E2,E3,E4 D5 C7,D7,E7 D6,E6 C8 F6 F7 D2 F1,F2,F3,F4,F5 D8,E8,F8 A1,A2,B1,B2,C1	Designation
	10H116 10116P 10124P 10125P 10H131 10H131 1407 301AN 301AN 4501J	H 0 0 1 6 1 6 1 6 1 6 1 6 1 6 1 6 1 6 1 6	74LS244 74LS245 74LS273 74LS273 74LS373 74LS374	74LSOO 74LSO2 74LS 08 74F 10 PC 74F 74 PC 74S 112 74LS125 74LS126 74LS138 74LS151 74LS151 74LS151 74LS151 74LS151 74LS151 74LS151	ic
3-	0000000000	0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0	007 245 005 373 1003	028 051 010 010 072 074 008 008 008 0062 0054 0027	pari
	3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	00 444 04 042 04 042	00 071 00 071 00 071 00 071 00 071 00 071	00 031 00 031 00 031 00 330 00 031 00 041 00 041 00 041 00 041 00 041	Le Croy





A STATE OF



P-PERRIN 21.11.85 GP IB
B-MAURON

APPROVED BY MACH BY SCHEMA A

APPROVED BY MACH BY SCHEMA

APPROVED BY MACH BY STEMS

B-MAURON

APPROVED BY MACH BY MACH BY STEMS

APPROVED BY MACH BY MACH BY STEMS

APPROVED BY MACH BY MACH BY STEMS

APPROVED BY MACH BY #.3 or3 всо №. 1003 \$4£

	של טוטן אינו	, (			(
	200 031 028	SN 74 LS 00 N	C9,	14	7
	200 031 049	SN 74 LS 00 N	A1,	14	7
	200 031 051	SN 74 LS 02 N	C10,	- 14	7
	200 031 066	SN 74 LS 132 N	E8,	14	. 7
	200 031 073	SN 74 LS 32 N	C7,	14	7
_	200 031 086	SN 74 LS 08 N	B4,F8,	14	7
	200 031 089	SN 74 LS 125 N	86	14	7
	200 031 095	SN 74 LS 14 N	F7,	14	7
	200 041 044	SN 74 LS 123 N	B5,	16	œ
	200 041 066	SN 74 LS 109 N	D6,	16	œ
	200 041 139	SN 74 LS 139 N	G7,	16	00
	200 071 007	SN 74 LS 244 N	H1,	20	10
	200 071 245	SN 74 LS 245 N	G5,H2	20	10
	200 330 033	SN 74 LS 33 N	E 9	<u>ب</u> خ	7
	200 441:002	AM 26 S 02 PC	D5,	16	œ
	200 640 321	RTC 58 321	C8,		œ
	207 197 210	UPD 72 10	E7,	40	20
	207 470 160	SN 75 160 A	F6,	20	10
	207 470 161	SN 75 161 AN	EQ.	20	10
				•	
				-	

